RC power bus maximum voltage drop in digital VLSI circuits

被引：3

作者：

Bai, G ^{[1
]}

Bobba, S ^{[1
]}

Hajj, IN ^{[1
]}

机构：

[1] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA

来源：

INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/ISQED.2001.915238

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an inp ut-independent method for finding bounds on the voltage drop in RC power bus in digital VLSI circuits. The voltage at power bus nodes is expressed in term of gate currents using sensitivity analysis. Circuit timing information, functionality and logic dependencies are employed to find maximum simultaneous HL and LH switching in a clock subinterval. The sensitivity information together with an optimization procedure are applied to find bounds on the voltage drop in targeted bus nodes.

引用

页码：257 / 258

页数：2

共 50 条

[21] Power Delivery for Series Connected Voltage Domains in Digital Circuits
Shenoy, Pradeep S.
Fedorov, Igor
Neyens, Tyler
Krein, Philip T.
2011 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2011,
[22] COMPUTATION OF BUS CURRENT VARIANCE FOR RELIABILITY ESTIMATION OF VLSI CIRCUITS
NAJM, F
HAJJ, I
YANG, P
1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 202 - 205
[23] Evolution of bootstrap techniques in low-voltage CMOS digital VLSI circuits for SOC applications
Kuo, JB
Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 143 - 148
[24] POWER DISTRIBUTION TECHNIQUES FOR VLSI CIRCUITS
SONG, WS
GLASSER, LA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (01) : 150 - 156
[25] ESTIMATING POWER DISSIPATION IN VLSI CIRCUITS
NAJM, FN
IEEE CIRCUITS & DEVICES, 1994, 10 (04): : 11 - 19
[26] Power and thermal management in VLSI circuits
Mohab, Anis
2007 International Conference on Thermal Issues in EmergingTechnologies - Theory and Applications, 2007, : 1 - 2
[27] Early power estimation for VLSI circuits
Büyüksahin, KM
Najm, FN
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (07) : 1076 - 1088
[28] On an asymptotic formula for the maximum voltage drop in a on-chip power distribution network
Aguareles, Maria
Haro, Jaume
Rius, Josep
Sola-Morales, J.
EUROPEAN JOURNAL OF APPLIED MATHEMATICS, 2012, 23 : 245 - 265
[29] Serial low power bus coding for VLSI
Kuo, Chih-Hung
Wu, Wey-Bang
Wu, Yi-Jang
Lin, Jia-Hung
2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2449 - 2453
[30] Improved Automatic Correction for Digital VLSI Circuits
Gaber, Lamya
Hussein, Aziza, I
Moness, Mohammed
31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IEEE ICM 2019), 2019, : 18 - 22

← 1 2 3 4 5 →