共 50 条
- [31] Large Marginal 2D Self-Aligned Via Patterning for Sub-5nm Technology DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XI, 2017, 10148
- [33] Self-Aligned Blocking Integration Demonstration for Critical sub 40nm pitch Mx Level Patterning ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING VI, 2017, 10149
- [34] Self-aligned double-patterning layout decomposition for two-dimensional random metals for sub-10-nm node design JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2015, 14 (01):
- [35] Self-Aligned Double Patterning Process for 32/32nm Contact/Space and beyond using 193 Immersion Lithography OPTICAL MICROLITHOGRAPHY XXIII, 2010, 7640
- [39] Recessive Self-aligned Double Patterning with Gap-Fill Technology OPTICAL MICROLITHOGRAPHY XXIV, 2011, 7973
- [40] Redundant via insertion with cut optimization for self-aligned double patterning Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, 2017, Part F127756 : 137 - 142