Self-aligned double-patterning layout decomposition for two-dimensional random metals for sub-10-nm node design

被引:5
|
作者
Ban, Yongchan [1 ]
Pan, David Z. [2 ]
机构
[1] LG Elect, Syst IC R&D Lab, Seoul 137893, South Korea
[2] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
来源
基金
美国国家科学基金会;
关键词
self-aligned double patterning; decomposition; lithography; two-dimensional random metals; 10-nm node; layout design;
D O I
10.1117/1.JMM.14.1.011004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Self-aligned double patterning (SADP) is popularly in production use for one-dimensional-type dense patterns with good pitch control in NAND Flash memory applications and the fin layer patterning of FinFET devices, but it is still challenging to apply SADP to two-dimensional (2-D) random metal patterns. We describe the SADP layout decomposition methods for complex 2-D layouts. The SADP for complex logic metals consists of a two mask approach using a core (mandrel) mask and a trim mask. This paper describes methods for automatically choosing and optimizing the manufacturability of base core mask patterns, generating assist core patterns, and optimizing trim mask patterns to accomplish high quality layout decomposition in the SADP process. Our technique is validated with 22-nm node industrial standard cells and logic designs, which can be applicable to sub-10-nm node design. Experimental results show that our proposed layout decomposition for SADP effectively decomposes many challenging 2-D layouts. (C) 2015 Society of Photo-Optical Instrumentation Engineers (SPIE)
引用
收藏
页数:15
相关论文
共 31 条
  • [1] Self-Aligned Double Patterning (SADP) Layout Decomposition
    Mirsaeedi, Minoo
    Torres, J. Andres
    Anis, Mohab
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 103 - 109
  • [2] Layout Decomposition of Self-Aligned Double Patterning for 2D Random Logic Patterning
    Ban, Yongchan
    Miloslavsky, Alex
    Lucas, Kevin
    Choi, Soo-Han
    Park, Chul-Hong
    Pan, David Z.
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION V, 2011, 7974
  • [3] Effective Two-Dimensional Pattern Generation for Self-Aligned Double Patterning
    Ihara, Takeshi
    Takahashi, Atsushi
    Kodama, Chikaaki
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2141 - 2144
  • [4] Novel approaches to implement the self-aligned spacer double-patterning process toward 11-nm node and beyond
    Yaegashi, Hidetami
    Oyama, Kenichi
    Yabe, Kazuo
    Yamauchi, Shohei
    Hara, Arisa
    Natori, Sakurako
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVIII, 2011, 7972
  • [5] Sub-10-nm Fin-Width Self-Aligned InGaAs FinFETs
    Vardi, Alon
    del Alamo, Jesus A.
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (09) : 1104 - 1107
  • [6] A Polynomial Time Exact Algorithm for Self-Aligned Double Patterning Layout Decomposition
    Xiao, Zigang
    Du, Yuelin
    Zhang, Hongbo
    Wong, Martin D. F.
    ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2012, : 17 - 24
  • [7] Layout Decomposition for Spacer-is-Metal (SIM) Self-Aligned Double Patterning
    Fang, Shao-Yun
    Tai, Yi-Shu
    Chang, Yao-Wen
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 671 - 676
  • [8] DUV inspection and defect origin analysis for 22nm spacer self-aligned double-patterning
    Montal, Ofir
    Dotan, Kfir
    Mebarki, Bencherki
    Cai, Man-ping
    Ngai, Chris
    SOLID STATE TECHNOLOGY, 2010, 53 (07) : 16 - 18
  • [9] Self-aligned Double Patterning Layout Decomposition with Complementary E-Beam Lithography
    Gao, Jhih-Rong
    Yu, Bei
    Pan, David Z.
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 143 - 148
  • [10] A Multi-Objective Layout Decomposition Framework for Self-Aligned Double Patterning Lithography
    Luo, K. -S.
    Shi, Z.
    Lin, B.
    Qi, J.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 209 - 214