共 50 条
- [41] Redundant Via Insertion with Cut Optimization for Self-Aligned Double Patterning PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 137 - 142
- [43] Hot Spot Detection for Indecomposable Self-Aligned Double Patterning Layout PHOTOMASK TECHNOLOGY 2011, 2011, 8166
- [45] Simulation of spacer-based SADP (Self-Aligned Double Patterning) for 15nm half pitch OPTICAL MICROLITHOGRAPHY XXVI, 2013, 8683
- [46] Strategies for Aggressive Scaling of EUV multi-patterning to sub-20 nm features EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY XI, 2020, 11323
- [48] Structure design considerations of a sub-50 nm self-aligned double-gate MOSFET Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2002, 23 (12): : 1267 - 1274
- [50] Fabrication of bowtie aperture antennas for producing sub-20 nm optical spots OPTICS EXPRESS, 2015, 23 (07): : 9093 - 9099