A hybrid algorithm for test point selection for scan-based BIST

被引:0
|
作者
Tsai, HC
Cheng, KT
Lin, CJ
Bhawmik, S
机构
关键词
D O I
10.1109/DAC.1997.597195
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a new algorithm for test point selection for scan-based BIST. The new algorithm combines the advantages of both explicit-testability-calculation and gradient techniques. The test point selection is guided by a cost function which is partially based on explicit testability recalculation and partially on gradients. With an event-driven mechanism, it can quickly identify a set of nodes whose testability need to be recalculated due to a test point, and then use gradients to estimate the impact of the rest of the circuit. In addition, by incorporating timing information into the cost function, timing penalty caused by test points can be easily avoided. We present the results to illustrate that high fault coverages for both area- and timing-driven test point insertions can be obtained with a small number of test points. The results also indicate a significant reduction of computational complexity while the qualities are similar to the explicitly-testability-calculation method.
引用
收藏
页码:478 / 483
页数:2
相关论文
共 50 条
  • [31] SCAN-BASED TRANSITION TEST
    SAVIR, J
    PATIL, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (08) : 1232 - 1241
  • [32] Deterministic partitioning techniques for fault diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 273 - 282
  • [33] A gated clock scheme for low power scan-based BIST
    Bonhomme, Y
    Girard, P
    Guiller, L
    Landrault, C
    Pravossoudovitch, S
    SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2001, : 87 - 89
  • [34] Improved fault diagnosis in scan-based BIST via superposition
    Bayraktaroglu, I
    Orailoglu, A
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 55 - 58
  • [35] Pseudo-functional scan-based BIST for delay fault
    Lin, YC
    Lu, F
    Cheng, KT
    23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 229 - 234
  • [36] Using weighted scan enable signals to improve the effectiveness of scan-based BIST
    Xiang, D
    Chen, MJ
    Fujiwara, H
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 126 - 131
  • [37] Test data compression for scan-based BIST aiming at 100x compression rate
    Arai, Masayuki
    Fukumoto, Satoshi
    Iwasaki, Kazuhiko
    Matsuo, Tatsuru
    Hiraide, Takahisa
    Konishi, Hideaki
    Emori, Michiaki
    Aikyo, Takashi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (03) : 726 - 735
  • [38] Switching activity reduction for scan-based BIST using weighted scan input data
    Wang, Weizheng
    Kuang, Jishun
    Liu, Peng
    Peng, Xin
    You, Zhiqiang
    IEICE ELECTRONICS EXPRESS, 2012, 9 (10): : 874 - 880
  • [39] Trimodal Scan-Based Test Paradigm
    Mrugalski, Grzegorz
    Rajski, Janusz
    Solecki, Jedrzej
    Tyszer, Jerzy
    Wang, Chen
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1112 - 1125
  • [40] Altering a pseudo-random bit sequence for scan-based BIST
    Touba, NA
    McCluskey, EJ
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 167 - 175