A hybrid algorithm for test point selection for scan-based BIST

被引:0
|
作者
Tsai, HC
Cheng, KT
Lin, CJ
Bhawmik, S
机构
关键词
D O I
10.1109/DAC.1997.597195
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a new algorithm for test point selection for scan-based BIST. The new algorithm combines the advantages of both explicit-testability-calculation and gradient techniques. The test point selection is guided by a cost function which is partially based on explicit testability recalculation and partially on gradients. With an event-driven mechanism, it can quickly identify a set of nodes whose testability need to be recalculated due to a test point, and then use gradients to estimate the impact of the rest of the circuit. In addition, by incorporating timing information into the cost function, timing penalty caused by test points can be easily avoided. We present the results to illustrate that high fault coverages for both area- and timing-driven test point insertions can be obtained with a small number of test points. The results also indicate a significant reduction of computational complexity while the qualities are similar to the explicitly-testability-calculation method.
引用
收藏
页码:478 / 483
页数:2
相关论文
共 50 条
  • [21] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 894 - 902
  • [22] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 159 - 170
  • [23] Multi-Cycle Test with Partial Observation on Scan-Based BIST Structure
    Sato, Yasuo
    Yamaguchi, Hisato
    Matsuzono, Makoto
    Kajihara, Seiji
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 54 - 59
  • [24] Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST
    Hua-Guo Liang
    Sybille Hellebrand
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 2002, 18 : 159 - 170
  • [25] Scan-based BIST using an improved scan forest architecture
    Xiang, D
    Chen, MJ
    Li, KW
    Wu, YL
    13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 88 - 93
  • [26] Diagnosis for scan-based BIST: Reaching deep into the signatures
    Bayraktaroglu, I
    Orailoglu, A
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 102 - 109
  • [27] BIST fault diagnosis in scan-based VLSI environments
    Wu, YJ
    Adham, S
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 48 - 57
  • [28] Gate level fault diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 376 - 381
  • [29] Scan-based BIST diagnosis using an embedded processor
    Balakrishnan, KJ
    Touba, NA
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 209 - 216
  • [30] A ROMless LFSR reseeding scheme for scan-based BIST
    Kalligeros, E
    Kavousianos, X
    Nikolos, D
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 206 - 211