Cost-efficient partially-parallel irregular LDPC decoder with Message Passing schedule

被引：0

作者：

Li, Xing ^{[1
]}

Abe, Yuta ^{[1
]}

Shimizu, Kazunori ^{[1
]}

Qiu, Zhen ^{[1
]}

Ikenaga, Takeshi ^{[1
]}

Goto, Satoshi ^{[1
]}

机构：

[1] Waseda Univ, Grad Sch Informat Prod & Syst, Wakamatsu Ku, Fukuoka 8080135, Japan

来源：

2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2 | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes an improved Message Passing schedule for irregular LDPC decoder. Redundant memory accesses and column operations are removed by utilizing the characteristics of partial-parallel irregular LDPC decoding algorithm. As a result, the memory access frequency and hardware cost are efficiently reduced. According to the experimental results and comparison with existing work, proposed decoder provides a 30% hardware area reduction and a 36% power consumption saving with the same error correcting performance.

引用

页码：508 / 511

页数：4

共 50 条

[1] Partially-parallel irregular LDPC decoder based on improved message passing schedule
Li, Xing
Shimizu, Kazunori
Qiu, Zhen
Ikenaga, Takeshi
Goto, Satoshi
2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1171 - 1174
[2] A High Performance Partially-Parallel Irregular LDPC Decoder Based on Sum-Delta Message Passing Schedule
Ji, Wen
Abe, Yuta
Ikenaga, Takeshi
Goto, Satoshi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (12) : 3622 - 3629
[3] High throughput partially-parallel irregular LDPC decoder based on delta-value message-passing schedule
Ji, Wen
Li, Xing
Ikenaga, Takeshi
Goto, Satoshi
2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 220 - 223
[4] Partially-parallel LDPC decoder achieving high-efficiency message-passing schedule
Shimizu, K
Ishikawa, T
Togawa, N
Ikenaga, T
Goto, S
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (04) : 969 - 978
[5] Partially-parallel LDPC decoder based on high-efficiency message-passing algorithm
Shimizu, K
Ishikawa, T
Togawa, N
Ikenaga, T
Goto, S
2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 503 - 510
[6] A parallel LSI architecture for LDPC decoder improving message-passing schedule
Shimizu, Kazunori
Ishikawa, Tatsuyuki
Togawa, Nozomu
Ikenaga, Takeshi
Gotot, Satoshi
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5099 - +
[7] Enhanced Partially-Parallel LDPC Decoder for Near Earth Applications
Kang, Jing
Wang, Bingbing
Zhang, Yufeng
An, Junshe
PROCEEDINGS OF 2021 IEEE 11TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION (ICEIEC 2021), 2021, : 12 - 16
[8] Enhanced Partially-Parallel LDPC Decoder for near Earth Applications
Kang, Jing
Wang, Bingbing
Zhang, Yufeng
An, Junshe
ICEIEC 2021 - Proceedings of 2021 IEEE 11th International Conference on Electronics Information and Emergency Communication, 2021, : 12 - 16
[9] Power-efficient LDPC decoder architecture based on accelerated message-passing schedule
Shimizu, Kazunori
Ishikawa, Tatsuyuki
Togawa, Nozomu
Ikenaga, Takeshi
Goto, Satoshi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12) : 3602 - 3612
[10] An efficient message-passing schedule for LDPC decoding
Sharon, E
Litsyn, S
Goldberger, J
2004 23RD IEEE CONVENTION OF ELECTRICAL AND ELECTRONICS ENGINEERS IN ISRAEL, PROCEEDINGS, 2004, : 223 - 226

← 1 2 3 4 5 →