A ±1.5V CMOS four-quadrant analogue multiplier using 3GHz analogue squaring circuits

被引：0

作者：

Li, SC ^{[1
]}

Lin, KL ^{[1
]}

机构：

[1] Natl Yunlin Univ Sci & Technol, Dept Humam & Sci, ATIS Lab, Touliu 640, Taiwan

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A CMOS four-quadrant analog multiplier using the MOS transistors operated in triode region is proposed. The multiplier is basically constructed by voltage substractors for two differential inputs, and two 3GHz analog squarers for multiplication. Simulation results are given to verify the theoretical analysis. The multiplier has a nonlinearity error less than 1% over +/-1.5V input range. The circuit provides a -3dB bandwidth higher than 1.2GHz and exhibits a THD lower than 4% with a 1.5V peak-to-peak input voltage, which dissipating 249 mu W. The second-order effects including mismatch effects are discussed. The proposed circuit will be useful in analog RF signal-processing applications.

引用

页码：A347 / A350

页数：4

共 44 条

[31] A wide dynamic range four-quadrant CMOS analog multiplier using active feedback
Huang, Zhangcai
Inoue, Yasuaki
Yu, Hong
Zhang, Quan
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 708 - +
[32] A 1.5V, wide band 3GHz, CMOS quadrature direct up-converter for multi-mode wireless communications
Borremans, M
Steyaert, M
Yoshitomi, T
IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 79 - 82
[33] 1.2V low-power four-quadrant CMOS transconductance multiplier operating in saturation region
Szczepanski, S
Koziel, S
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1016 - 1019
[34] A Highly Linear and Wide Input Range Four-Quadrant CMOS Analog Multiplier Using Active Feedback
Huang, Zhangcai
Jiang, Minglu
Inoue, Yasuaki
IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (06): : 806 - 814
[35] WIDE DYNAMIC RANGE FOUR-QUADRANT CMOS ANALOG MULTIPLIER USING LINEARIZED TRANSCONDUCTANCE STAGES.
Wong, S.L.
Kalyanasundaram, N.
Salama, C.A.T.
1600, (SC-21):
[36] Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair
Hyogo, A
Fukutomi, Y
Sekine, K
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 274 - 277
[37] Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair
Hyogo, Akira
Fukutomi, Yoshio
Sekine, Keitaro
Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
[38] Low-Voltage CMOS Four Quadrant Analogue Multiplier Designed in Modified Bridged-Triode Scheme (MBTS) Using Current Conveyors
Shen, Ng Min
Jamuar, Sudhanshu Shekhar
Sidek, Roslina
Wagiran, Rahman
ICIAS 2007: INTERNATIONAL CONFERENCE ON INTELLIGENT & ADVANCED SYSTEMS, VOLS 1-3, PROCEEDINGS, 2007, : 1387 - +
[39] Compact low-voltage CMOS analog divider using a four-quadrant multiplier and biasing control circuit
Padilla-Cantoya, Ivan
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 502 - 505
[40] A 900-mV Area-Efficient Source-Degenerated CMOS Four-Quadrant Multiplier with 10.6-GHz Bandwidth
Yuwono, Sigit
Han, Sok-Kyun
Lee, Sang-Gug
2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 1749 - 1752

← 1 2 3 4 5 →