A ±1.5V CMOS four-quadrant analogue multiplier using 3GHz analogue squaring circuits

被引：0

作者：

Li, SC ^{[1
]}

Lin, KL ^{[1
]}

机构：

[1] Natl Yunlin Univ Sci & Technol, Dept Humam & Sci, ATIS Lab, Touliu 640, Taiwan

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A CMOS four-quadrant analog multiplier using the MOS transistors operated in triode region is proposed. The multiplier is basically constructed by voltage substractors for two differential inputs, and two 3GHz analog squarers for multiplication. Simulation results are given to verify the theoretical analysis. The multiplier has a nonlinearity error less than 1% over +/-1.5V input range. The circuit provides a -3dB bandwidth higher than 1.2GHz and exhibits a THD lower than 4% with a 1.5V peak-to-peak input voltage, which dissipating 249 mu W. The second-order effects including mismatch effects are discussed. The proposed circuit will be useful in analog RF signal-processing applications.

引用

页码：A347 / A350

页数：4

共 44 条

[21] Wide bandwidth CMOS four-quadrant mixed mode analogue multiplier using a second generation current conveyor circuit
Ettaghzouti, Thouraya
Hassen, Nejib
Garradhi, Karima
Besbes, Kamel
TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2018, 26 (02) : 882 - 894
[22] A 1.2-V CMOS four-quadrant analog multiplier
Blalock, BJ
Jackson, SA
1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 1 - 4
[23] Low-Voltage Low-Power Sub-Threshold CMOS Four-Quadrant Analogue Multiplier
Boonchu, Boonchai
2018 6TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2018,
[24] A 1.8V CMOS Chopper Four-Quadrant Analog Multiplier
Baxevanakis, Dimitrios
Sotiriadis, Paul P.
2017 6TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2017,
[25] Resistance coupling neuron MOS transistor and it's difference four-quadrant analogue multiplier
Wang, Mingyu
Tang, Yusheng
Guan, Hui
Guti Dianzixue Yanjiu Yu Jinzhan/Research & Progress of Solid State Electronics, 2002, 22 (02): : 158 - 163
[26] ±0.5V∼ ±1.5V VHFCMOS LV/LP four-quadrant analog multiplier in modified bridged-triode scheme
Li, SC
Cha, JC
ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 227 - 232
[27] Four quadrant analogue CMOS multiplier using capacitively coupled dual-gate transistors
Schoeman, JF
Joubert, TH
ELECTRONICS LETTERS, 1996, 32 (03) : 209 - 210
[28] CMOS four-quadrant current multiplier using switched current techniques
Akl, Y
El-Sayed, M
Aboul-Seoud, AK
ELECTRONICS LETTERS, 2004, 40 (06) : 359 - 360
[29] A CMOS Four-Quadrant Current Multiplier Using Electronically Tunable CCII
Kumngern, Montree
Junnapiya, Somyot
2013 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2013, : 366 - 369
[30] Low-voltage CMOS analogue four quadrant multiplier based on flipped voltage followers
Ramirez-Angulo, J
Thoutam, S
López-Martin, A
Carvajal, RG
ELECTRONICS LETTERS, 2003, 39 (25) : 1771 - 1772

← 1 2 3 4 5 →