Optimizing design and FPGA implementation for CABAC decoder

被引：0
|
作者：
Xu Mei-Hua [1 ,3 ]
Cheng Yu-Lan [2 ]
Feng, Ran [1 ,3 ]
Chen Zhang-Jin [1 ]
机构：
[1] Shanghai Univ, Minist Educ, Key Lab Adv Displays & Syst Applicat, Campus POB 110,149 Yanchang Rd, Shanghai 200072, Peoples R China
[2] Shanghai Univ, Sch Mechatron Engn & Automat, Shanghai 200041, Peoples R China
[3] Shanghai Univ, Microelect Res & Dev Ctr, Shanghai 200041, Peoples R China
来源：
HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Based on the research of CABAC arithmetic and the decoding flow, the paper indicates the bottleneck in CABAC decoding process and presents a novel architecture of CABAC decoder which takes optimization design or main function modules. Detail design for its architecture and function modules is described in the paper. Simulation and FPGA verification are implemented, and the results show that the decoder can increase the decoding speed efficiently and meet the demand of real-time high level video communication.
引用
收藏
页码：421 / +
页数：2
相关论文
共 50 条
  • [31] Streaming Implementation of the ZLIB Decoder Algorithm on an FPGA
    Zaretsky, David C.
    Mittal, Gaurav
    Banerjee, Prith
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2329 - 2332
  • [32] FPGA Implementation of Viterbi Decoder for Satellite System
    Pavlenko, M. P.
    Bychkov, V. E.
    Pravda, V., I
    VISNYK NTUU KPI SERIIA-RADIOTEKHNIKA RADIOAPARATOBUDUVANNIA, 2012, (49): : 71 - 76
  • [33] An FPGA implementation of a structured irregular LDPC decoder
    Cao, ZG
    Kang, JY
    Fan, PY
    IEEE 2005 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS PROCEEDINGS, VOLS 1 AND 2, 2005, : 1050 - 1053
  • [34] FPGA implementation of a UMTS turbo coder/decoder
    Francis, C
    Farah, J
    Chendeb, M
    Kassem, F
    ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 198 - 201
  • [35] Design of Viterbi Decoder Based on FPGA
    Wang Xiumin
    Zhang Yang
    Chen Haowei
    2010 INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT (CCCM2010), VOL III, 2010, : 245 - 247
  • [36] Design of Viterbi Decoder Based on FPGA
    Wang Xiumin
    Zhang Yang
    Chen Haowei
    INTERNATIONAL CONFERENCE ON APPLIED PHYSICS AND INDUSTRIAL ENGINEERING 2012, PT B, 2012, 24 : 1243 - 1247
  • [37] FPGA design considerations in the implementation of a fixed-throughput sphere decoder for MIMO systems
    Barbero, Luis G.
    Thompson, John S.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 429 - 434
  • [38] FPGA Based Design and Implementation of Modified Viterbi Decoder for a Wi-Fi Receiver
    Veshala, Mahender
    Padmaja, Tualsagari
    Ghanta, Karthik
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 525 - 529
  • [39] Multiple Bypass Bins FPGA Implementation of H.256 CABAC Encoder
    Wahiba, M.
    Abdellah, S.
    Aichouche, B.
    Azzaz, M. S.
    PROCEEDINGS OF THE 2018 INTERNATIONAL CONFERENCE ON APPLIED SMART SYSTEMS (ICASS), 2018,
  • [40] VLSI Architecture Design for Inverse-CABAC on H.264 Decoder
    Adiono, T.
    Maria K, A.
    Hamidah S, A.
    2009 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS, VOLS 1 AND 2, 2009, : 632 - 635
12345