Optimizing design and FPGA implementation for CABAC decoder

被引：0
|
作者：
Xu Mei-Hua [1 ,3 ]
Cheng Yu-Lan [2 ]
Feng, Ran [1 ,3 ]
Chen Zhang-Jin [1 ]
机构：
[1] Shanghai Univ, Minist Educ, Key Lab Adv Displays & Syst Applicat, Campus POB 110,149 Yanchang Rd, Shanghai 200072, Peoples R China
[2] Shanghai Univ, Sch Mechatron Engn & Automat, Shanghai 200041, Peoples R China
[3] Shanghai Univ, Microelect Res & Dev Ctr, Shanghai 200041, Peoples R China
来源：
HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Based on the research of CABAC arithmetic and the decoding flow, the paper indicates the bottleneck in CABAC decoding process and presents a novel architecture of CABAC decoder which takes optimization design or main function modules. Detail design for its architecture and function modules is described in the paper. Simulation and FPGA verification are implemented, and the results show that the decoder can increase the decoding speed efficiently and meet the demand of real-time high level video communication.
引用
收藏
页码：421 / +
页数：2
相关论文
共 50 条
  • [21] FPGA Implementation of Network Coding Decoder
    Yoon, Taeyoon
    Park, Joonseok
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2010, 10 (12): : 34 - 39
  • [22] Implementation of high throughput hardware efficient one-cycle cabac decoder
    Zhu, Min
    Liu, Leibo
    Yin, Shouyi
    Wang, Xing
    Wei, Shaojun
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (11) : 1557 - 1568
  • [23] FPGA Design and Implementation of MIMO Decoder for 1Gbps Wireless LAN
    Dong, Ruyue
    Kang, Guixia
    Liu, Xiaoshuang
    Liu, Yuncheng
    2014 INTERNATIONAL CONFERENCE ON CYBER-ENABLED DISTRIBUTED COMPUTING AND KNOWLEDGE DISCOVERY (CYBERC), 2014, : 458 - 463
  • [24] Design of an universal numeric segmented display and implementation of its decoder circuit in FPGA
    Kader, M. A.
    Hossain, Kazi Sahadat
    Munir, Mohammad Serajum
    Dhar, Rajvi Sutra
    Rahaman, Md. Arifur
    2016 INTERNATIONAL CONFERENCE ON INNOVATIONS IN SCIENCE, ENGINEERING AND TECHNOLOGY (ICISET 2016), 2016,
  • [25] Design and implementation in FPGA of a MIMO decoder for a 4G wireless receiver
    Jimenez-Pacheeo, Alberto
    Fernandez-Herrero, Angel
    Casajus-Quiros, Javier
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 974 - +
  • [26] DESIGN AND IMPLEMENTATION OF PROGRAMMABLE READ ONLY MEMORY USING REVERSIBLE DECODER ON FPGA
    Naguboina, Gopi Chand
    Anusudha, K.
    2017 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2017,
  • [27] An efficient FPGA implementation of a wavelet coder/decoder
    Elghamery, NA
    Habib, SED
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 269 - 272
  • [28] FPGA Implementation of a Clockless Stochastic LDPC Decoder
    Ceroici, Chris
    Gaudet, Vincent C.
    PROCEEDINGS OF THE 2014 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2014), 2014, : 210 - 214
  • [29] Hardware implementation of the LDPC decoder in the FPGA structure
    Kuc, Mateusz
    Sulek, Wojciech
    Kania, Dariusz
    PRZEGLAD ELEKTROTECHNICZNY, 2019, 95 (03): : 58 - 62
  • [30] FPGA Implementation of BCH Decoder for Memory Systems
    Chandrashekhara, B. S.
    Sudha, K. L.
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL COMPUTING AND COMMUNICATION TECHNOLOGY (ICATCCT), 2015, : 542 - 547
12345