Optimizing design and FPGA implementation for CABAC decoder

被引：0
|
作者：
Xu Mei-Hua [1 ,3 ]
Cheng Yu-Lan [2 ]
Feng, Ran [1 ,3 ]
Chen Zhang-Jin [1 ]
机构：
[1] Shanghai Univ, Minist Educ, Key Lab Adv Displays & Syst Applicat, Campus POB 110,149 Yanchang Rd, Shanghai 200072, Peoples R China
[2] Shanghai Univ, Sch Mechatron Engn & Automat, Shanghai 200041, Peoples R China
[3] Shanghai Univ, Microelect Res & Dev Ctr, Shanghai 200041, Peoples R China
来源：
HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Based on the research of CABAC arithmetic and the decoding flow, the paper indicates the bottleneck in CABAC decoding process and presents a novel architecture of CABAC decoder which takes optimization design or main function modules. Detail design for its architecture and function modules is described in the paper. Simulation and FPGA verification are implemented, and the results show that the decoder can increase the decoding speed efficiently and meet the demand of real-time high level video communication.
引用
收藏
页码：421 / +
页数：2
相关论文
共 50 条
  • [1] Implementation of parallel-pipeline H.265 CABAC decoder on FPGA
    Wahiba, Menarsri
    Abdellah, Skoudarli
    Aichouche, Belhadj
    PROCEEDINGS OF 2017 FIRST INTERNATIONAL CONFERENCE ON EMBEDDED & DISTRIBUTED SYSTEMS (EDIS 2017), 2017, : 183 - 188
  • [2] Implementation of Multi-bin CABAC Decoder in HEVC/H.265 on FPGA
    Wahiba, Menasri
    Abdellah, Skoudarli
    Aichouche, Belhadj
    ADVANCES IN COMPUTING SYSTEMS AND APPLICATIONS, 2019, 50 : 113 - 123
  • [3] Design and FPGA Implementation of Residual Data in HEVC CABAC Encoder
    Wahiba, Menasri
    Abdellah, Skoudarli
    Azzaz, Mohamed Salah
    Aichouche, Belhadj
    2018 INTERNATIONAL CONFERENCE ON SIGNAL, IMAGE, VISION AND THEIR APPLICATIONS (SIVA), 2018,
  • [4] Design and FPGA implementation of mixed VVC/HEVC CABAC decoding
    Menasri, Wahiba
    Morsli, Abdelkader
    Skoudarli, Abdallah
    Gacemi, Abderrezak
    SIGNAL IMAGE AND VIDEO PROCESSING, 2024, 18 (6-7) : 5401 - 5412
  • [5] Design and FPGA Implementation of Block Synchronizer for Viterbi Decoder
    Sharma, Satish
    Sunil
    Vasudevamurthy, H. S.
    Valarmathi, N.
    2013 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2013, : 908 - 912
  • [6] Design and Implementation of Hamming Encoder and Decoder Over FPGA
    Parvez, A. H. M. Shahariar
    Rahman, Md. Mizanur
    Podder, Prajoy
    Hossain, Mohammad
    Islam, Muhammad Ashiqul
    INTERNATIONAL CONFERENCE ON COMPUTER NETWORKS AND COMMUNICATION TECHNOLOGIES (ICCNCT 2018), 2019, 15 : 1005 - 1022
  • [7] Nonbinary LDPC Decoder Design and Implementation on FPGA Platform
    Tsang, Tony
    2013 IEEE 16TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE 2013), 2013, : 325 - 329
  • [8] FPGA Design and Implementation of the Joint Viterbi Detector Decoder
    Hamadicharef, Brahim
    Chan, Kheong Sann
    2016 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ICSPCS), 2016,
  • [9] GF(q) LDPC decoder design for FPGA implementation
    Sulek, Wojciech
    Kucharczyk, Marcin
    Dziwoki, Grzegorz
    2013 IEEE CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE (CCNC), 2013, : 460 - 465
  • [10] Pipeline processing in real-time of CABAC decoder based on FPGA
    Petrovsky, Alexey
    Stankevich, Andrew
    Petrovskyi, Alexander
    2012 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES), 2012,
12345