共 50 条
- [41] Study on Warpage and Stress of TSV Wafer with Ultra-Fine Pitch Vias for High Density Chip Stacking 2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
- [45] Electromigration Characterization of Lead-Free Flip-Chip Bumps for 45nm Technology Node 2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
- [46] Low-stress interconnection for flip chip BGA employing lead-free solder bump 57th Electronic Components & Technology Conference, 2007 Proceedings, 2007, : 885 - 891
- [48] Shear failure analysis of sub-50 μm flip chip lead-free solder bumps HDP'07: Proceedings of the 2007 International Symposium on High Density Packaging and Microsystem Integration, 2007, : 145 - 148
- [49] Ultra-fine pitch stencil printing for a low cost and low temperature flip-chip assembly process IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2007, 30 (01): : 129 - 136