Self-aligned Ge nMOSFETs with gate-last process on GeOI platform

被引:0
|
作者
Zhang, Yi [1 ]
Han, Genquan [1 ]
Liu, Yan [1 ]
Liu, Huan [1 ]
Li, Jing [1 ]
Hao, Yue [1 ]
机构
[1] Xidian Univ, Sch Microelect, State Key Discipline Lab Wide Band Gap Semicond T, Xian 710071, Shaanxi, Peoples R China
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report the self-aligned Ge nMOSFETs with gate-last process on GeOI platform. Dummy gate was adopted to define the channel part, and source/drain part can be heavily doped, enabling the full cover of heavily doped area. Cyclic oxidation was used to reduce the Ge channel surface roughness, and AFM results indicated that the RMS for the final sample was down to 0.33nm. I-on/I-off ratio of 2.5 orders at V-g of 0.5V was obtained for the fabricated nMOSFET device, with channel length of Slim and channel width of 2 mu m. Electron mobility versus reverse charge curve results indicated that the Coulomb scattering centers degraded the I-on, thus further performance can be enhanced by optimizing the channel passivation process.
引用
收藏
页码:219 / 221
页数:3
相关论文
共 50 条
  • [21] SELF-ALIGNED MOLYBDENUM GATE MOS-FETS
    SINGH, A
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 1981, 19 (08) : 707 - 710
  • [22] SELF-ALIGNED MOLYBDENUM GATE MOS-FETs.
    Singh, Awatar
    Indian Journal of Pure and Applied Physics, 1981, 19 (08): : 707 - 710
  • [23] Electroluminescence measurement of at self-aligned gate GaAs MESFETs
    Niwa, H
    Ohno, Y
    Kishimoto, S
    Mizutani, T
    Yamazaki, H
    Taniguchi, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (3B): : 1343 - 1347
  • [24] Cu/CaF2/diamond MISFET utilizing self-aligned gate process
    Taniuchi, H
    Arima, T
    Umezawa, H
    Tachiki, M
    Tugawa, K
    Yamanaka, S
    Takeuchi, D
    Okushi, H
    Kawarada, H
    NEW DIAMOND AND FRONTIER CARBON TECHNOLOGY, 2000, 10 (01): : 55 - 55
  • [25] Fabrication and characterization of groove-gate MOSFETs based on a self-aligned CMOS process
    Ma, XH
    Hao, Y
    Sun, BG
    Gao, HX
    Ren, HX
    Zhang, JC
    Zhang, JF
    Zhang, XJ
    Zhang, WD
    CHINESE PHYSICS, 2006, 15 (01): : 195 - 198
  • [26] PROCESS PLATFORM FOR HIGH ASPECT-RATIO SELF-ALIGNED VERTICAL COMB ACTUATORS
    Su, Han-Tang
    Luo, Guo-Lun
    Hsieh, Jerwei
    Fu, Yee-Chung
    Fang, Weileun
    2015 TRANSDUCERS - 2015 18TH INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS, ACTUATORS AND MICROSYSTEMS (TRANSDUCERS), 2015, : 1342 - 1345
  • [27] Gate-last MISFET structures and process for characterization of high-k and metal gate MISFETs
    Matsuki, T
    Torii, K
    Maeda, T
    Akasaka, Y
    Hayashi, K
    Kasai, N
    Arikado, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (05): : 804 - 810
  • [28] Gate-last MISFET structures and process for high-k and metal gate MISFETs characterization
    Matsuki, T
    Torii, K
    Maeda, T
    Syoji, H
    Kiyono, K
    Akasaka, Y
    Hayashi, K
    Kasai, N
    Arikado, T
    ICMTS 2004: PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2004, : 105 - 110
  • [29] CHARACTERIZATION OF A SELF-ALIGNED COBALT SILICIDE PROCESS
    MORGAN, AE
    BROADBENT, EK
    DELFINO, M
    COULMAN, B
    SADANA, DK
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (04) : 925 - 935
  • [30] Process variability of self-aligned multiple patterning
    Oyama, Kenichi
    Yamauchi, Shohei
    Hara, Arisa
    Natori, Sakurako
    Yaegashi, Hidetami
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXX, 2013, 8682