Digital calibration incorporating redundancy of flash ADCs

被引：49
|
作者：
Flynn, MP [1 ]
Donovan, C
Sattler, L
机构：
[1] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
[2] Natl Univ Ireland Univ Coll Cork, Dept Microelect, Cork, Ireland
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2003年 / 50卷 / 05期
关键词：
analog-to-digital conversion; analog redundancy; calibration; flash;
D O I：
10.1109/TCSII.2003.811435
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As feature size and supply voltage shrink, digital calibration incorporating redundancy of flash analog-to-digital converters is becoming attractive. This new scheme allows accuracy to be achieved through the use of redundancy and reassignment, effectively decoupling analog performance from component matching. Very large comparator offsets (several LSBs) are tolerated, allowing the comparators to be small, fast and. power efficient. In this paper, we analyze this scheme and compare with it with more traditional approaches.
引用
收藏
页码：205 / 213
页数：9
相关论文
共 50 条
  • [1] Exploiting Combinatorial Redundancy for Offset Calibration in Flash ADCs
    Keskin, Gokce
    Proesel, Jonathan
    Plouchart, Jean-Olivier
    Pileggi, Lawrence
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (08) : 1904 - 1918
  • [2] A digital foreground calibration method for SAR ADCs with redundancy
    Xie, Shuang
    IEICE ELECTRONICS EXPRESS, 2022, 19 (08): : 20220064
  • [3] Background calibration techniques for multistage pipelined ADCs with digital redundancy
    Li, JP
    Moon, UK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (09): : 531 - 538
  • [4] Digital Non-Linearity Calibration for ADCs With Redundancy Using a New LUT Approach
    Gines, Antonio
    Leger, Gildas
    Peralias, Eduardo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (08) : 3197 - 3210
  • [5] Digital calibration of capacitor mismatch and comparison offset in Split-CDAC SAR ADCs with redundancy
    Lopez-Angulo, Antonio
    Gines, Antonio
    Peralias, Eduardo
    2020 18TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS'20), 2020, : 130 - 133
  • [6] DIGITAL BACKGROUND CALIBRATION FOR PIPELINED ADCS
    Shi, Kun
    Redfern, Arthur J.
    2013 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2013, : 2766 - 2769
  • [7] Digital calibration techniques for pipelined ADCs
    Kim, J
    Song, Y
    Kim, B
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3433 - 3435
  • [8] A Survey on Digital Background Calibration of ADCs
    Gines, Antonio J.
    Peralias, Eduardo J.
    Rueda, Adoracion
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 101 - 104
  • [9] A Background Calibration Technique for Fully Dynamic Flash ADCs
    Shu, Yun-Shiang
    Tsai, Jui-Yuan
    Chen, Ping
    Lo, Tien-Yu
    Chiu, Pao-Cheng
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [10] A Background Calibration Technique for Fully Dynamic Flash ADCs
    Shu, Yun-Shiang
    Tsai, Jui-Yuan
    Chen, Ping
    Lo, Tien-Yu
    Chiu, Pao-Cheng
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
12345