A Low Area FIR Filter For FPGA Implementation

被引：0

作者：

Damian, Catalin ^{[1
]}

Lunca, Eduard ^{[1
]}

机构：

[1] Gh Asachi Tech Univ Iasi, Fac Elect Engn, Iasi 700050, Romania

来源：

2011 34TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP) | 2011年

关键词：

FIR filter; FPGA; SOPOT;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a high speed and low area architecture for the implementation of a FIR (Finite Impulse Response) filter into a Field Programmable Gate Array (FPGA) device. The new FIR filter type is implemented with no multiplication block, using only adders and shifting registers. This is possible because a coefficient approximation is performed, using an algorithm that computes the coefficients like a sum-of-power-of-two terms.

引用

页码：521 / 524

页数：4

共 50 条

[31] Area Efficient and Low Power Reconfiurable Fir Filter
Umasankar, A.
Vasudevan, N.
Kirubanandasarathy, N.
INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2015, 15 (08): : 50 - 54
[32] Implementation of A Short Word Length Ternary FIR Filter in both FPGA and ASIC
Thanh Chi Pham
Bach Xuan Hoang
Quang Tri Chiem
Linh Duc Tran
Anh-Vu Ho
PROCEEDINGS OF 2018 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SIGNAL PROCESSING, TELECOMMUNICATIONS & COMPUTING (SIGTELCOM 2018), 2018, : 45 - 50
[33] Comparing FPGA-Based Adders and Application to the Implementation of a Digital FIR Filter
Woelfle, Justin
Chabini, Noureddine
Beguenane, Rachid
2023 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE, 2023,
[34] Implementation of high-speed up/down conversion FIR filter on FPGA
Wang, Yong-Gang
Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2005, 20 (02): : 166 - 169
[35] FPGA IMPLEMENTATION OF EFFICIENT FIR FILTER WITH QUANTIZED FIXED-POINT COEFFICIENTS
Bhalke, Santosh
Manjula, B. M.
Sharma, Chirag
2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMMUNICATION, CONTROL, SIGNAL PROCESSING AND COMPUTING APPLICATIONS (IEEE-C2SPCA-2013), 2013,
[36] Real-Time FPGA Implementation of FIR Filter Using OpenCL Design
Iman Firmansyah
Yoshiki Yamaguchi
Journal of Signal Processing Systems, 2022, 94 : 117 - 129
[37] The Design of FIR Filter Base on Improved DA Algorithm and its FPGA Implementation
Xiao, Shunwen
Chen, Yajun
Luo, Peng
2010 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND AUTOMATION ENGINEERING (ICCAE 2010), VOL 2, 2010, : 589 - 591
[38] Design and Implementation of FIR Lattice Filter using Floating Point Arithmetic In FPGA
Bharade, Prasad
Joshi, Yashwant
Manthalkar, Ratuchandra
2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 598 - 603
[39] Design and implementation of DA-Based Reconfigurable FIR Digital Filter on FPGA
Bhagyalakshmi, N.
Rekha, K. R.
Nataraj, K. R.
2015 INTERNATIONAL CONFERENCE ON EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY (ICERECT), 2015, : 214 - 217
[40] Design and FPGA Implementation of Sequential Digital FIR Filter using Microprogrammed Controller
Qasim, Syed Manzoor
BenSaleh, Mohammed S.
Bahaidarah, Mazen
AlObaisi, Hesham
AlSharif, Tariq
AlZahrani, Mosab
AlOnazi, Hani
IV INTERNATIONAL CONGRESS ON ULTRA MODERN TELECOMMUNICATIONS AND CONTROL SYSTEMS 2012 (ICUMT), 2012, : 1002 - 1005

← 1 2 3 4 5 →