Comparing FPGA-Based Adders and Application to the Implementation of a Digital FIR Filter

被引：0

作者：

Woelfle, Justin ^{[1
]}

Chabini, Noureddine ^{[2
]}

Beguenane, Rachid ^{[2
]}

机构：

[1] Queens Univ, Dept Elect & Comp Engn, Kingston, ON, Canada

[2] Royal Mil Coll Canada, Dept Elect & Comp Engn, Kingston, ON, Canada

来源：

2023 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE | 2023年

关键词：

FPGA; adder; multiplier; FIR filter;

D O I：

10.1109/CCECE58730.2023.10288654

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Field Programmable Gate Arrays (FPGAs) are being used in the realization of real-life applications. Adders are required in data processing units and in the realization of other arithmetic operators. We compare three types of FPGA-based adders, propose optimizations, and use the non-optimized and optimized adders for realizing a digital Finite Impulse Response (FIR) filter on FPGA and we compare the implementations. As an FPGA platform, we used the Altera Cyclone IV. The used synthesis tool is the Quartus Prime 19.1 from Altera. Experimental results are provided and discussed.

引用

页数：4

共 50 条

[1] Design and implementation of FIR digital filter based on FPGA
Song Zhuo-da
Wang Zhi-qian
Li Jian-rong
Shen Cheng-wu
Liu Shao-jin
CHINESE JOURNAL OF LIQUID CRYSTALS AND DISPLAYS, 2020, 35 (10) : 1073 - 1078
[2] FPGA hardware implementation of an RNS FIR digital filter
Kaluri, K
Leong, WF
Tan, KH
Johnson, L
Soderstrand, M
CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1340 - 1344
[3] FPGA-Based Efficient Programmable Polyphase FIR Filter
陈禾
熊承欢
仲顺安
王华
Journal of Beijing Institute of Technology(English Edition), 2005, (01) : 4 - 8
[4] Design and implementation of DA-Based Reconfigurable FIR Digital Filter on FPGA
Bhagyalakshmi, N.
Rekha, K. R.
Nataraj, K. R.
2015 INTERNATIONAL CONFERENCE ON EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY (ICERECT), 2015, : 214 - 217
[5] The practicability of adaptive FIR digital filter implementation with FPGA circuits
Osebik, D
Babi, R
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2002, 32 (03): : 157 - 166
[6] Minimization of adders in fast FIR digital filters and its application to filter design
Yagyu, M
Nishihara, A
Fujii, N
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 293 - 296
[7] FPGA Implementation of Matrix Decomposition Based FIR Filter
Wang, Hao
Yan, Jianyang
2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 374 - 377
[8] Design and implementation of efficient FIR filter based on FPGA
Jiang, Li-Ping
Tan, Xue-Qin
Wang, Jian-Xin
Nanjing Li Gong Daxue Xuebao/Journal of Nanjing University of Science and Technology, 2007, 31 (01): : 125 - 128
[9] FPGA Based Implementation of FIR Filter for FOFDM Waveform
Shahbaz, Muhammad Matcen
Wakeel, Aasim
Junaid-ur-Rehman
Khan, Bahram
2019 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING AND DIGITAL SYSTEMS (C-CODE), 2019, : 226 - 230
[10] Implementation of a Frequency FIR Filter as 2D-FIR Filter Based on FPGA
Fakharian, Ahmad
Badr, Saeed
Abdi, Mohsen
2015 AI & ROBOTICS (IRANOPEN), 2015,

← 1 2 3 4 5 →