Comparing FPGA-Based Adders and Application to the Implementation of a Digital FIR Filter

被引：0

作者：

Woelfle, Justin ^{[1
]}

Chabini, Noureddine ^{[2
]}

Beguenane, Rachid ^{[2
]}

机构：

[1] Queens Univ, Dept Elect & Comp Engn, Kingston, ON, Canada

[2] Royal Mil Coll Canada, Dept Elect & Comp Engn, Kingston, ON, Canada

来源：

2023 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE | 2023年

关键词：

FPGA; adder; multiplier; FIR filter;

D O I：

10.1109/CCECE58730.2023.10288654

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Field Programmable Gate Arrays (FPGAs) are being used in the realization of real-life applications. Adders are required in data processing units and in the realization of other arithmetic operators. We compare three types of FPGA-based adders, propose optimizations, and use the non-optimized and optimized adders for realizing a digital Finite Impulse Response (FIR) filter on FPGA and we compare the implementations. As an FPGA platform, we used the Altera Cyclone IV. The used synthesis tool is the Quartus Prime 19.1 from Altera. Experimental results are provided and discussed.

引用

页数：4

共 50 条

[21] High-performance FPGA-based implementation of Kalman filter
Lee, CR
Salcic, Z
MICROPROCESSORS AND MICROSYSTEMS, 1997, 21 (04) : 257 - 265
[22] A review of the present state of art in FPGA-Based Adders
Lotfivand, Nasser
Hamidon, Mohd Nizar
Isa, Maryam Mohd
Sulaiman, Nasri
Abdolzadeh, Vida
LIFE SCIENCE JOURNAL-ACTA ZHENGZHOU UNIVERSITY OVERSEAS EDITION, 2012, 9 (03): : 1234 - 1238
[23] Design and FPGA Implementation of Sequential Digital FIR Filter using Microprogrammed Controller
Qasim, Syed Manzoor
BenSaleh, Mohammed S.
Bahaidarah, Mazen
AlObaisi, Hesham
AlSharif, Tariq
AlZahrani, Mosab
AlOnazi, Hani
IV INTERNATIONAL CONGRESS ON ULTRA MODERN TELECOMMUNICATIONS AND CONTROL SYSTEMS 2012 (ICUMT), 2012, : 1002 - 1005
[24] A Low Area FIR Filter For FPGA Implementation
Damian, Catalin
Lunca, Eduard
2011 34TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2011, : 521 - 524
[25] FPGA Implementation of Digital Filter
Liu, Fan
DCABES 2008 PROCEEDINGS, VOLS I AND II, 2008, : 1338 - 1341
[26] FPGA-Based Digital Down Converter for GSM Application
Datta, Debarshi
Mitra, Partha
Dutta, Himadri Sekhar
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 299 - 303
[27] Design and implementation of an FPGA-based digital HDTV video decoder
Zhou, Ping
Yu, Sile
Dianzi Kexue Xuekan/Journal of Electronics, 20 (06): : 799 - 805
[28] FPGA-Based Design, Implementation, and Evaluation of Digital Sinusoidal Generators
Herrero, Marcos
Rodriguez-Andina, Juan J.
Farina, Jose
IECON 2008: 34TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-5, PROCEEDINGS, 2008, : 2381 - 2386
[29] Modeling of a Simple and Efficient Cascaded FPGA-Based Digital Band-Pass FIR Filter for Raw Ultrasound Data
Assef, Amauri Amorin
de Oliveira, Jonathan
Scherbaty, Lucas
Maia, Joaquim Miguel
Zimbico, Acacio
Ferreira, Breno Mendes
Costa, Eduardo Tavares
XXVI BRAZILIAN CONGRESS ON BIOMEDICAL ENGINEERING, CBEB 2018, VOL 1, 2019, 70 (01): : 501 - 505
[30] FPGA Based Efficient Fast FIR Algorithm for Higher Order Digital FIR Filter
Selvakumar, J.
Narendran, S.
Bhaskar, Vidhyacharan
2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 43 - 47

← 1 2 3 4 5 →