Design of Analog-type High-speed SerDes Using Digital Components for Optical Chip-to-chip Link

被引：0

作者：

Sangirov, Jamshid ^{[1
]}

Nguyen, Nga T. H. ^{[1
]}

Ngo, Trong-Hieu ^{[1
]}

Im, Dong-min ^{[1
]}

Ukaegbu, Augustine I. ^{[1
]}

Lee, Tae-Woo ^{[1
]}

Cho, Mu Hee ^{[1
]}

Park, Hyo-Hoon ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Photon Comp Syst Lab, Taejon 305714, South Korea

来源：

OPTOELECTRONIC INTERCONNECTS AND COMPONENT INTEGRATION IX | 2010年 / 7607卷

关键词：

SerDes; analog circuit; optical interconnect;

D O I：

10.1117/12.843063

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An analog-type high-speed serializer/deserializer (SerDes) has been designed for optical links especially between CPU and memory. The circuit uses a system clock and its phases to multiplex data to the serial link which avoids the need for a PLL-based high frequency clock generation used in serializing parallel data as in conventional SerDes design. The multiplexed link combined with the de-serializing clock is used as a reference signal for de-serialization. The SerDes is being designed in a 0.13 mu m Si-CMOS technology. The fabricated serializer has a core chip size of 360 x750 mu m(2). Power dissipation for the SerDes is 71.4 mW operating up to 6.5 Gbps.

引用

页数：9

共 50 条

[31] Current-mode full-duplex (CMFD) signaling for high-speed chip-to-chip interconnect
Rao, P. Vijaya Sankara
Mandal, Pradip
MICROELECTRONICS JOURNAL, 2011, 42 (07) : 957 - 965
[32] High-Speed Low-Current Duobinary Signaling Over Active Terminated Chip-to-Chip Interconnect
Vijaya, Sankara Rao P.
Mandal, Pradip
Sachdev, Sunil
2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 73 - 78
[33] REGENERATOR CHIP SET FOR HIGH-SPEED DIGITAL TRANSMISSION
ROSS, DG
MOYER, SF
ECKTON, WH
PASKI, RM
EHRENBERG, DG
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (02) : 331 - 336
[34] A Study on High-density High-speed SerDes Design in Buildup Flip Chip Ball Grid Array Packages
Xiang, Gordon
Sheach, Keith
Brunet, Pierre
2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 248 - 251
[35] A REGENERATOR CHIP SET FOR HIGH-SPEED DIGITAL TRANSMISSION
ROSS, DG
PASKI, RM
EHRENBERG, DG
ECKTON, WH
MOYER, SF
IEEE INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE, 1984, 27 : 240 - +
[36] A simple and fast tool for the modelling of inter-symbol interference and equalization in high-speed chip-to-chip interfaces
Cortiula, A.
Dazzi, M.
Marcon, M.
Menin, D.
Scapol, M.
Bandiziol, A.
Cristofoli, A.
Grollitsch, W.
Nonis, R.
Palestri, P.
2019 42ND INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2019, : 112 - 116
[37] A LOW-MASS HIGH-SPEED μGC SEPARATION COLUMN WITH BUILT-IN FLUIDIC CHIP-TO-CHIP INTERCONNECTS
Beach, K. T. M.
Reidy, S. M.
Gordenker, R. J. M.
Wise, K. D.
2011 IEEE 24TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2011, : 813 - 816
[38] Packaging of a high-speed optical modulator using flip chip interconnects
Visagathilagar, YS
Rowe, WST
Mitchell, A
Bennett, G
Grosser, M
54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 212 - 218
[39] CTLE Adaptation Using Deep Learning in High-speed SerDes Link
Li, Bowen
Jiao, Brandon
Chou, Chih-Hsun
Mayder, Romi
Franzon, Paul
2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 952 - 955
[40] High-speed circuits employing on-chip magnetic components
Black, WC
Fayfield, RT
1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 156 - 161

← 1 2 3 4 5 →