Design of Analog-type High-speed SerDes Using Digital Components for Optical Chip-to-chip Link

被引：0

作者：

Sangirov, Jamshid ^{[1
]}

Nguyen, Nga T. H. ^{[1
]}

Ngo, Trong-Hieu ^{[1
]}

Im, Dong-min ^{[1
]}

Ukaegbu, Augustine I. ^{[1
]}

Lee, Tae-Woo ^{[1
]}

Cho, Mu Hee ^{[1
]}

Park, Hyo-Hoon ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Photon Comp Syst Lab, Taejon 305714, South Korea

来源：

OPTOELECTRONIC INTERCONNECTS AND COMPONENT INTEGRATION IX | 2010年 / 7607卷

关键词：

SerDes; analog circuit; optical interconnect;

D O I：

10.1117/12.843063

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An analog-type high-speed serializer/deserializer (SerDes) has been designed for optical links especially between CPU and memory. The circuit uses a system clock and its phases to multiplex data to the serial link which avoids the need for a PLL-based high frequency clock generation used in serializing parallel data as in conventional SerDes design. The multiplexed link combined with the de-serializing clock is used as a reference signal for de-serialization. The SerDes is being designed in a 0.13 mu m Si-CMOS technology. The fabricated serializer has a core chip size of 360 x750 mu m(2). Power dissipation for the SerDes is 71.4 mW operating up to 6.5 Gbps.

引用

页数：9

共 50 条

[21] A 25-Gbit/s High-speed Optical-electrical Printed Circuit Board for Chip-to-chip Optical Interconnections
Matsuoka, Yasunobu
Adachi, Koichiro
Lee, Yong
Ido, Tatemi
2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
[22] A Low-Power SerDes for High-Speed On-Chip Networks
Park, Dongjun
Yoon, Junsub
Kim, Jongsun
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 252 - 253
[23] Phase interpolation technique based on high-speed SERDES chip CDR
Lin, Meidong
Wen, Zhiping
Chen, Lei
Li, Xuewu
PROCEEDINGS OF THE 2015 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND AUTOMATION ENGINEERING, 2016, 42 : 160 - 165
[24] Chip-to-chip Optical Wireless Link Feasibility Using Optical Phased Arrays on Silicon-On-Insulator.
Van Acoleyen, Karel
Baets, Roel
Rogier, Hendrik
2010 7TH IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS (GFP), 2010, : 243 - 245
[25] Low-complexity adaptive equalization for high-speed chip-to-chip communication paths by zero-forcing of jitter components
Toifl, Thomas
Schmatz, Martin
Menolfi, Christian
IEEE TRANSACTIONS ON COMMUNICATIONS, 2006, 54 (09) : 1554 - 1557
[26] A High-Speed Energy-Efficient Inductor-Less Transimpedance Amplifier with Adjustable Gain for Optical Chip-to-Chip Communication
Schoeniger, David
Henker, Ronny
Ellinger, Frank
2015 SBMO/IEEE MTT-S INTERNATIONAL MICROWAVE AND OPTOELECTRONICS CONFERENCE (IMOC), 2015,
[27] Optical Interposer Technology using Buried Vertical-Cavity Surface-Emitting Laser Chip and Tapered Through-Silicon Via for High-Speed Chip-to-Chip Optical Interconnection
Noriki, Akihiro
Fujiwara, Makoto
Lee, Kang-Wook
Jeong, Woo-Cheol
Fukushima, Takafumi
Tanaka, Tetsu
Koyanagi, Mitsumasa
JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (04)
[28] Optical design of active interposer for high-speed chip level optical interconnects
Hiramatsu, S
Mikawa, T
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2006, 24 (02) : 927 - 934
[29] High-speed and Low-power OOK CMOS Transmitter and Receiver for Wireless Chip-to-Chip Communication
Lee, Hae Jin
Lee, Joong Geun
Lee, Chae Jun
Jang, Tae Hwan
Kim, Ho Jung
Park, Chul Soon
2015 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS (IMWS-AMP), 2015, : 201 - 203
[30] Analysis and Specification of an IR-UWB Transceiver for High-Speed Chip-to-Chip Communication in a Server Chassis
Gimeno, Cecilia
Flandre, Denis
Bol, David
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (06) : 2015 - 2023

← 1 2 3 4 5 →