Signature based diagnosis for Logic BIST

被引:0
|
作者
Cheng, Wu-Tung [1 ]
Sharma, Manish [1 ]
Rinderknecht, Thomas [1 ]
Lai, Liyang [1 ]
Hill, Chris [1 ]
机构
[1] Mentor Graph Corp, Wilsonville, OR 97070 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents anew approach for performing logic BIST Diagnosis exclusively using MISR signatures. Unlike conventional logic BIST diagnosis approaches which require either huge test time or complicated logic BIST design and ATE flow, signature based diagnosis does not require dynamically changing MISR operations for each failing device. Our experimental data shows that signature based diagnosis can achieve similar diagnosis resolution with manageable diagnosis run time while eliminating most of the complexity associated with the traditional approach to logic BIST diagnostics.
引用
收藏
页码:913 / 921
页数:9
相关论文
共 50 条
  • [41] Keyed Logic BIST for Trojan Detection in SoC
    Dubrova, Elena
    Naslund, Mats
    Carlsson, Gunnar
    Smeets, Ben
    2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2014,
  • [42] Application of deterministic logic BIST on industrial circuits
    Kiefer, G
    Vranken, H
    Marinissen, EJ
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 351 - 362
  • [43] BIST analysis of an embedded memory associated logic
    Savir, J
    VLSI DESIGN, 2001, 12 (04) : 563 - 578
  • [44] Behavioral test generation for the selection of BIST logic
    Biasoli, G
    Ferrandi, F
    Fin, A
    Fummi, F
    Sciuto, D
    JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 47 (10) : 821 - 829
  • [45] An effective BIST scheme for arithmetic logic units
    Gizopoulos, D
    Paschalis, A
    Zorian, Y
    Psarakis, M
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 868 - 877
  • [46] Characteristic faults and spectral information for logic BIST
    Chen, XD
    Hsiao, MS
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 294 - 298
  • [47] Deterministic logic BIST for transition fault testing
    Gherman, V.
    Wunderlich, H.-J.
    Schloeffel, J.
    Garbers, M.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (03): : 180 - 186
  • [48] Optimizing BIST and Repair Logic for Embedded Memories
    Karunaratne, Maddumage
    Oomann, Bejoy
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 350 - +
  • [49] Efficient pattern mapping for deterministic logic BIST
    Gherman, V
    Wunderlich, HJ
    Vranken, H
    Hapke, F
    Wittke, M
    Garbers, M
    INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 48 - 56
  • [50] Circuit partitioning for efficient logic BIST synthesis
    Irion, A
    Kiefer, G
    Vranken, H
    Wunderlich, HJ
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 86 - 91