Signature based diagnosis for Logic BIST

被引:0
|
作者
Cheng, Wu-Tung [1 ]
Sharma, Manish [1 ]
Rinderknecht, Thomas [1 ]
Lai, Liyang [1 ]
Hill, Chris [1 ]
机构
[1] Mentor Graph Corp, Wilsonville, OR 97070 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents anew approach for performing logic BIST Diagnosis exclusively using MISR signatures. Unlike conventional logic BIST diagnosis approaches which require either huge test time or complicated logic BIST design and ATE flow, signature based diagnosis does not require dynamically changing MISR operations for each failing device. Our experimental data shows that signature based diagnosis can achieve similar diagnosis resolution with manageable diagnosis run time while eliminating most of the complexity associated with the traditional approach to logic BIST diagnostics.
引用
收藏
页码:913 / 921
页数:9
相关论文
共 50 条
  • [31] A Fuzzy Logic Based Technical Indicator for BIST 30 Index and Islamic Index
    Tas, Oktay
    Gursoy, Omer Zeki
    5TH ISTANBUL CONFERENCE OF ECONOMICS AND FINANCE, 2016, 38 : 203 - 212
  • [32] Study on Fast Fault Diagnosis of Capacitor with Tolerance Based on BIST
    Zhu Min
    Sun Chao
    Yang Chunling
    ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 1416 - 1420
  • [33] BIST-based fault diagnosis in the presence of embedded memories
    Savir, J
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 37 - 47
  • [34] Diagnosis for scan-based BIST: Reaching deep into the signatures
    Bayraktaroglu, I
    Orailoglu, A
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 102 - 109
  • [35] BIST-based fault diagnosis in the presence of embedded memories
    Savir, J
    VLSI DESIGN, 2001, 12 (04) : 487 - 500
  • [36] BIST fault diagnosis in scan-based VLSI environments
    Wu, YJ
    Adham, S
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 48 - 57
  • [37] Input Vector Monitoring On line Concurrent BIST based on multilevel decoding logic
    Voyiatzis, Ioannis
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1251 - 1256
  • [38] BIST-based detection and diagnosis of multiple faults in FPGAs
    Abramovici, M
    Stroud, C
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 785 - 794
  • [39] Scan-based BIST diagnosis using an embedded processor
    Balakrishnan, KJ
    Touba, NA
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 209 - 216
  • [40] Low-energy BIST design for scan-based logic circuits
    Bhattacharya, BB
    Seth, SC
    Zhang, S
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 546 - 551