Signature based diagnosis for Logic BIST

被引:0
|
作者
Cheng, Wu-Tung [1 ]
Sharma, Manish [1 ]
Rinderknecht, Thomas [1 ]
Lai, Liyang [1 ]
Hill, Chris [1 ]
机构
[1] Mentor Graph Corp, Wilsonville, OR 97070 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents anew approach for performing logic BIST Diagnosis exclusively using MISR signatures. Unlike conventional logic BIST diagnosis approaches which require either huge test time or complicated logic BIST design and ATE flow, signature based diagnosis does not require dynamically changing MISR operations for each failing device. Our experimental data shows that signature based diagnosis can achieve similar diagnosis resolution with manageable diagnosis run time while eliminating most of the complexity associated with the traditional approach to logic BIST diagnostics.
引用
收藏
页码:913 / 921
页数:9
相关论文
共 50 条
  • [21] On using machine learning for logic BIST
    Fagot, C
    Girard, P
    Landrault, C
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 338 - 346
  • [22] An effective logic BIST scheme based on LFSR-reseeding and TVAC
    Liu, Tieqiao
    Kuang, Jishun
    Cai, Shuo
    You, Zhiqiang
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (09) : 1217 - 1229
  • [23] Logic BIST with scan chain segmentation
    Lai, LY
    Patel, JH
    Rinderknecht, T
    Cheng, WT
    INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 57 - 66
  • [24] A practical logic BIST for ASIC designs
    Sato, Y
    Sato, M
    Tsutsumida, K
    Ikeya, T
    Kawashima, M
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 457 - 457
  • [25] AUTOMATED BIST FOR SEQUENTIAL LOGIC SYNTHESIS
    STROUD, CE
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (06): : 22 - 32
  • [26] FAST SIGNATURE COMPUTATION FOR BIST LINEAR COMPACTORS
    LAMBIDONIS, D
    IVANOV, A
    AGARWAL, VK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (08) : 1037 - 1044
  • [27] Effective Fault Isolation using Memory BIST and Logic BIST Diagnostic Techniques
    Kinger, Rakesh
    Tong, Chuck
    Chaudhry, Ayyaz
    Chowdhury, Vijay
    Sun, Wenzhen
    Deng, Hongqi
    Smith, Steve
    ISTFA 2011: CONFERENCE PROCEEDINGS FROM THE 37TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2011, : 176 - 181
  • [28] A NOTE ON A SIGNATURE SYSTEM BASED ON PROBABILISTIC LOGIC
    LEISS, E
    INFORMATION PROCESSING LETTERS, 1980, 11 (02) : 110 - 113
  • [29] Gate level fault diagnosis in scan-based BIST
    Bayraktaroglu, I
    Orailoglu, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 376 - 381
  • [30] BIST based fault diagnosis using ambiguous test set
    Takahashi, H
    Tsugaoka, Y
    Ayano, H
    Takamatsu, Y
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 89 - 96