Signature based diagnosis for Logic BIST

被引:0
|
作者
Cheng, Wu-Tung [1 ]
Sharma, Manish [1 ]
Rinderknecht, Thomas [1 ]
Lai, Liyang [1 ]
Hill, Chris [1 ]
机构
[1] Mentor Graph Corp, Wilsonville, OR 97070 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents anew approach for performing logic BIST Diagnosis exclusively using MISR signatures. Unlike conventional logic BIST diagnosis approaches which require either huge test time or complicated logic BIST design and ATE flow, signature based diagnosis does not require dynamically changing MISR operations for each failing device. Our experimental data shows that signature based diagnosis can achieve similar diagnosis resolution with manageable diagnosis run time while eliminating most of the complexity associated with the traditional approach to logic BIST diagnostics.
引用
收藏
页码:913 / 921
页数:9
相关论文
共 50 条
  • [1] Signature based diagnosis for logic BIST
    Cheng, Wu-Tung
    Sharma, Manish
    Rinderknecht, Thomas
    Lai, Liyang
    Hill, Chris
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 265 - +
  • [2] Online BIST and BIST-based diagnosis of FPGA logic blocks
    Abramovici, M
    Stroud, CE
    Emmert, JM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (12) : 1284 - 1294
  • [3] BIST-based test and diagnosis of FPGA logic blocks
    Abramovici, M
    Stroud, CE
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (01) : 159 - 172
  • [4] Hierarchical compactor design for diagnosis in deterministic logic BIST
    Wohl, P
    Waicukauski, JA
    Patel, S
    Hay, C
    Gizdarski, E
    Mathew, B
    23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 359 - 365
  • [5] Logic BIST Silicon Debug and Volume Diagnosis Methodology
    Amyeen, M. Enamul
    Jayalakshmi, Andal
    Venkataraman, Srikanth
    Pathy, Sundar V.
    Tan, Ewe C.
    2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
  • [6] On reducing aliasing effects and improving diagnosis of logic BIST failures
    Tekumalla, RC
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 737 - 744
  • [7] Scan-based ATPG or logic BIST?
    Williams, TW
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1183 - 1183
  • [8] Logic BIST Architecture for System-Level Test and Diagnosis
    Qian, Jun
    Wang, Xingang
    Yang, Qinfu
    Zhuang, Fei
    Jia, Junbo
    Li, Xiangfeng
    Zuo, Yuan
    Mekkoth, Jayanth
    Liu, Jinsong
    Chao, Hao-Jan
    Wu, Shianling
    Yang, Huafeng
    Yu, Lizhen
    Zhao, Feifei
    Wang, Laung-Terng
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 21 - +
  • [9] PCA based programmable path signature analysis in BIST
    Zhang, CW
    Peng, QC
    Li, YB
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1227 - 1229
  • [10] PCA based switch paths signature analysis in BIST
    Zhang, CW
    Chen, XD
    Pong, QC
    ICEMI'2001: FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT AND INSTRUMENTS, VOL 1, CONFERENCE PROCEEDINGS, 2001, : 467 - 470