Benefits of asymmetric underlap dual-k spacer hybrid fin field-effect transistor over bulk fin field-effect transistor

被引:18
|
作者
Pradhan, Kumar Prasannajit [1 ]
Sahu, Kumar Prasannajit [1 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Nanoelect Lab, Rourkela 769008, Odisha, India
关键词
MOSFET; silicon-on-insulator; dielectric materials; semiconductor device models; asymmetric underlap dual-k spacer; hybrid fin field-effect transistor; bulk fin field-effect transistor; ultrathin body three-dimensional FinFET; asymmetric spacer engineering; silicon on insulator; high-k dielectric spacer material; electrostatic control; short channel effect; nanoscale device; 3D device simulation; DEVICE SIMULATION; FINFETS; OPTIMIZATION; PERFORMANCE; DESIGN; ANALOG; FETS; NM;
D O I
10.1049/iet-cds.2016.0125
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Asymmetric underlap dual-k spacer hybrid fin field-effect transistor (FinFET) is a novel hybrid device that combines three significant and advanced technologies, i.e. ultra-thin body, three-dimensional (3D) FinFET, and asymmetric spacer engineering on a single silicon on insulator platform. This innovative architecture promises to enhance the device performance as compared with conventional FinFET without increasing the chip area. Recently, high-k dielectric spacer materials are of research interest due to their better electrostatic control and more immune towards short channel effects in nanoscale devices. For the first time, this study introduces an asymmetric high-k dielectric spacer near the source side with optimised length in hybrid FinFET and claims an improvement in device integrity. From extensive 3D device simulation, the authors have determined that the proposed architecture is superior in performance as compared with traditional FinFET.
引用
收藏
页码:441 / 447
页数:7
相关论文
共 50 条
  • [41] AMBIPOLAR FIELD-EFFECT TRANSISTOR
    PFLEIDERER, H
    KUSIAN, W
    SOLID-STATE ELECTRONICS, 1986, 29 (03) : 317 - 319
  • [42] Characteristics of a carbon nanotube field-effect transistor analyzed as a ballistic nanowire field-effect transistor
    Natori, K
    Kimura, Y
    Shimizu, T
    JOURNAL OF APPLIED PHYSICS, 2005, 97 (03)
  • [43] Effect of Asymmetric Doping on Asymmetric underlap Dual-k Spacer FinFET
    Gopal, Maisagalla
    Vishvakarma, Santosh Kumar
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [44] Edge-enhanced Raman scattering in narrow sGe fin field-effect transistor channels
    Nuytten, T.
    Hantschel, T.
    Kosemura, D.
    Schulze, A.
    De Wolf, I.
    Vandervorst, W.
    APPLIED PHYSICS LETTERS, 2015, 106 (03)
  • [45] Negative-Capacitance Fin Field-Effect Transistor Beyond the 7-nm Node
    Chen, Kuan-Ting
    Qiu, Yu-Yan
    Tang, Ming
    Lee, Chia-Feng
    Dai, Yi-Lu
    Lee, Min-Hung
    Chang, Shu-Tong
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2018, 18 (10) : 6873 - 6878
  • [46] Fin Field-Effect Transistor Circuit Fault Analysis Using Power, Current and Delay Information
    Nabil-Al-Rafiq, Md.
    Ahmad, Syed Ishmam
    Mamun, Muntasir
    Hossain, Chowdhury Akram
    2019 1ST INTERNATIONAL CONFERENCE ON ROBOTICS, ELECTRICAL AND SIGNAL PROCESSING TECHNIQUES (ICREST), 2019, : 303 - 307
  • [47] Quantum Mechanical Confinement in the Fin Electron-Hole Bilayer Tunnel Field-Effect Transistor
    Padilla, Jose L.
    Alper, Cem
    Gamiz, Francisco
    Ionescu, Adrian Mihai
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (08) : 3320 - 3326
  • [48] Negative bias temperature instability of bulk fin field effect transistor
    Kim, SY
    Han, KR
    Choi, BK
    Kong, SH
    Lee, JS
    Lee, JH
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (3A): : 1467 - 1470
  • [49] Theory of the organic field-effect transistor
    Horowitz, G
    Hajlaoui, R
    Bourguiga, R
    Hajlaoui, M
    SYNTHETIC METALS, 1999, 101 (1-3) : 401 - 404
  • [50] Metal nanoparticle field-effect transistor
    1600, American Institute of Physics Inc. (114):