Benefits of asymmetric underlap dual-k spacer hybrid fin field-effect transistor over bulk fin field-effect transistor

被引:18
|
作者
Pradhan, Kumar Prasannajit [1 ]
Sahu, Kumar Prasannajit [1 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Nanoelect Lab, Rourkela 769008, Odisha, India
关键词
MOSFET; silicon-on-insulator; dielectric materials; semiconductor device models; asymmetric underlap dual-k spacer; hybrid fin field-effect transistor; bulk fin field-effect transistor; ultrathin body three-dimensional FinFET; asymmetric spacer engineering; silicon on insulator; high-k dielectric spacer material; electrostatic control; short channel effect; nanoscale device; 3D device simulation; DEVICE SIMULATION; FINFETS; OPTIMIZATION; PERFORMANCE; DESIGN; ANALOG; FETS; NM;
D O I
10.1049/iet-cds.2016.0125
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Asymmetric underlap dual-k spacer hybrid fin field-effect transistor (FinFET) is a novel hybrid device that combines three significant and advanced technologies, i.e. ultra-thin body, three-dimensional (3D) FinFET, and asymmetric spacer engineering on a single silicon on insulator platform. This innovative architecture promises to enhance the device performance as compared with conventional FinFET without increasing the chip area. Recently, high-k dielectric spacer materials are of research interest due to their better electrostatic control and more immune towards short channel effects in nanoscale devices. For the first time, this study introduces an asymmetric high-k dielectric spacer near the source side with optimised length in hybrid FinFET and claims an improvement in device integrity. From extensive 3D device simulation, the authors have determined that the proposed architecture is superior in performance as compared with traditional FinFET.
引用
收藏
页码:441 / 447
页数:7
相关论文
共 50 条
  • [31] FIELD-EFFECT TRANSISTOR CIRCULATORS
    AYASLI, Y
    IEEE TRANSACTIONS ON MAGNETICS, 1989, 25 (05) : 3242 - 3247
  • [32] FIELD-EFFECT TRANSISTOR.
    Anon
    1600, (28):
  • [33] MULTICHANNEL FIELD-EFFECT TRANSISTOR
    ZULEEG, R
    HINKLE, VO
    PROCEEDINGS OF THE IEEE, 1964, 52 (10) : 1245 - &
  • [34] Nanowire field-effect transistor
    Wernersson, Lars-Erik
    Lind, Erik
    Samuelson, Lars
    Lowgren, Truls
    Ohlsson, Jonas
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4B): : 2629 - 2631
  • [35] Examination of hot-carrier stress induced degradation on fin field-effect transistor
    Yang, Yi-Lin
    Zhang, Wenqi
    Yen, Tzu-Sung
    Hong, Jia-Jian
    Wong, Jie-Chen
    Ku, Chao-Chen
    Wu, Tai-Hsuan
    Wang, Tzuo-Li
    Li, Chien-Yi
    Wu, Bing-Tze
    Lin, Shih-Hung
    Yeh, Wen-Kuan
    APPLIED PHYSICS LETTERS, 2014, 104 (08)
  • [36] Optimized silicidation technique for source and drain of fin-type field-effect transistor
    Okuyama, Kiyoshi
    Sugimura, Atsushi
    Sunami, Hideo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2407 - 2409
  • [37] ZNO FIELD-EFFECT TRANSISTOR
    BOESEN, GF
    JACOBS, JE
    PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1968, 56 (11): : 2094 - &
  • [38] A MAGNETIC FIELD-EFFECT TRANSISTOR
    MANNHART, J
    HUEBENER, RP
    JOURNAL OF APPLIED PHYSICS, 1986, 60 (05) : 1829 - 1831
  • [39] UNIPOLAR FIELD-EFFECT TRANSISTOR
    DACEY, GC
    ROSS, IM
    PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1953, 41 (08): : 970 - 979
  • [40] A UNIPOLAR FIELD-EFFECT TRANSISTOR
    SHOCKLEY, W
    PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1952, 40 (11): : 1365 - 1376