Benefits of asymmetric underlap dual-k spacer hybrid fin field-effect transistor over bulk fin field-effect transistor

被引:18
|
作者
Pradhan, Kumar Prasannajit [1 ]
Sahu, Kumar Prasannajit [1 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Nanoelect Lab, Rourkela 769008, Odisha, India
关键词
MOSFET; silicon-on-insulator; dielectric materials; semiconductor device models; asymmetric underlap dual-k spacer; hybrid fin field-effect transistor; bulk fin field-effect transistor; ultrathin body three-dimensional FinFET; asymmetric spacer engineering; silicon on insulator; high-k dielectric spacer material; electrostatic control; short channel effect; nanoscale device; 3D device simulation; DEVICE SIMULATION; FINFETS; OPTIMIZATION; PERFORMANCE; DESIGN; ANALOG; FETS; NM;
D O I
10.1049/iet-cds.2016.0125
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Asymmetric underlap dual-k spacer hybrid fin field-effect transistor (FinFET) is a novel hybrid device that combines three significant and advanced technologies, i.e. ultra-thin body, three-dimensional (3D) FinFET, and asymmetric spacer engineering on a single silicon on insulator platform. This innovative architecture promises to enhance the device performance as compared with conventional FinFET without increasing the chip area. Recently, high-k dielectric spacer materials are of research interest due to their better electrostatic control and more immune towards short channel effects in nanoscale devices. For the first time, this study introduces an asymmetric high-k dielectric spacer near the source side with optimised length in hybrid FinFET and claims an improvement in device integrity. From extensive 3D device simulation, the authors have determined that the proposed architecture is superior in performance as compared with traditional FinFET.
引用
收藏
页码:441 / 447
页数:7
相关论文
共 50 条
  • [21] Investigations of varactor depletion capacitance effects of fin field-effect transistor devices
    Chen, Chien-Hung
    Fang, Ying-Chien
    Chiang, Chung-Hao
    Chu, Sheng-Yuan
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (08)
  • [22] Design of bulk fin-type field-effect transistor considering gate work-function
    Han, Kyoung-Rok
    Choi, Byung-Kil
    Kwon, Hyuck-In
    Lee, Jong-Ho
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (06) : 4385 - 4391
  • [23] Impact of a Spacer Dielectric and a Gate Overlap/Underlap on the Device Performance of a Tunnel Field-Effect Transistor
    Chattopadhyay, Avik
    Mallik, Abhijit
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (03) : 677 - 683
  • [24] Expanding the Pareto Front of Ferroelectric Field-Effect Transistors With a Dual-k Spacer
    Cho, HyungMin
    Jeong, HyunJoon
    Kim, Yohan
    Choi, JinYoung
    Kong, Jeong-Taek
    Kim, SoYoung
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (10) : 6009 - 6015
  • [25] Novel Reconfigurable Field-Effect Transistor With Asymmetric Spacer Engineering at Drain Side
    Yao, Yan
    Sun, Yabin
    Li, Xiaojin
    Shi, Yanling
    Liu, Ziyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (02) : 751 - 757
  • [26] Ge/IIIV fin field-effect transistor common gate process and numerical simulations
    Chen, Bo-Yuan
    Chen, Jiann-Lin
    Chu, Chun-Lin
    Luo, Guang-Li
    Lee, Shyong
    Chang, Edward Yi
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2017, 16 (02):
  • [27] THE FIELD-EFFECT TRANSISTOR - A REVIEW
    WALLMARK, JT
    RCA REVIEW, 1963, 24 (04): : 641 - 660
  • [28] ON FIELD-EFFECT TRANSISTOR CHARACTERISTICS
    WEDLOCK, BD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1968, ED15 (03) : 181 - &
  • [29] FIELD-EFFECT TRANSISTOR CHARACTERIZATION
    ROIZES, A
    DAVID, JP
    RECHERCHE AEROSPATIALE, 1990, (02): : 17 - 29
  • [30] Dopant characterization of fin field-effect transistor structures using scanning capacitance microscopy
    Khajetoorians, A. A.
    Li, J.
    Shih, C. K.
    Wang, X. -D.
    Garcia-Gutierrez, D.
    Jose-Yacaman, M.
    Pham, D.
    Celio, H.
    Diebold, A.
    JOURNAL OF APPLIED PHYSICS, 2007, 101 (03)