Evaluating ethernet as a system-level interconnect

被引:0
|
作者
不详
机构
[1] Freescale Semiconductor Digital Systems Division
[2] Rapidio Trade Association's Technical Working Group
[3] Steering Committee
来源
ELECTRONICS WORLD | 2007年 / 113卷 / 1856期
关键词
Computational complexity - Cost reduction - Large scale systems - Network protocols - Systems engineering - Throughput;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Systems engineers are using established communications standards, to evaluate Ethernet as a system-level interconnect. The established standards also help in improving the performance and reduce costs by consolidating interconnect stages across a number of systems. The use of an established standard to evaluate the Ethernet also reduces protocol inefficiencies, leading to increased throughput and overall system performance. Ethernet has been adopted a system-level interconnect standard, as it is significantly flexible. Developers also need to introduce higher-layer protocols for improving performance and reduce inefficiencies of the Ethernet. Another significant ways of reducing interconnect complexity and cost is to consolidate the data plane and control plane onto a single system.
引用
收藏
页码:16 / 18
页数:3
相关论文
共 50 条
  • [31] System-Level Airworthiness Tool
    Burke, David A.
    Hall, Charles E., Jr.
    Cook, Stephen P.
    JOURNAL OF AIRCRAFT, 2011, 48 (03): : 777 - 785
  • [32] System-level exploration with SpecSyn
    Gajski, DD
    Vahid, F
    Narayan, S
    Gong, J
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 812 - 817
  • [33] System-level abstraction semantics
    Gerstlauer, A
    Gajski, DD
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 231 - 236
  • [34] The economics of system-level testing
    Farren, D
    Ambler, T
    IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (03): : 51 - 58
  • [35] System-Level Retiming and Pipelining
    Venkataramani, Girish
    Gu, Yongfeng
    2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 80 - 87
  • [36] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
  • [37] System-level virtual prototyping
    Emery, PJ
    COMPUTER GRAPHICS WORLD, 1999, 22 (05) : 22 - 22
  • [38] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
  • [39] SAFE SYSTEM-LEVEL DIAGNOSIS
    VAIDYA, NH
    PRADHAN, DK
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (03) : 367 - 370
  • [40] System-level power optimization
    Nebel, W
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 27 - 34