Evaluating ethernet as a system-level interconnect

被引:0
|
作者
不详
机构
[1] Freescale Semiconductor Digital Systems Division
[2] Rapidio Trade Association's Technical Working Group
[3] Steering Committee
来源
ELECTRONICS WORLD | 2007年 / 113卷 / 1856期
关键词
Computational complexity - Cost reduction - Large scale systems - Network protocols - Systems engineering - Throughput;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Systems engineers are using established communications standards, to evaluate Ethernet as a system-level interconnect. The established standards also help in improving the performance and reduce costs by consolidating interconnect stages across a number of systems. The use of an established standard to evaluate the Ethernet also reduces protocol inefficiencies, leading to increased throughput and overall system performance. Ethernet has been adopted a system-level interconnect standard, as it is significantly flexible. Developers also need to introduce higher-layer protocols for improving performance and reduce inefficiencies of the Ethernet. Another significant ways of reducing interconnect complexity and cost is to consolidate the data plane and control plane onto a single system.
引用
收藏
页码:16 / 18
页数:3
相关论文
共 50 条
  • [21] Interconnect-based system-level energy and power prediction to guide architecture exploration
    Wadekar, SA
    Parker, AC
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (04) : 373 - 380
  • [22] System-level assertions: approach for electronic system-level verification
    Sohofi, Hassan
    Navabi, Zainalabedin
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (03): : 142 - 152
  • [23] Interconnect scaling challenges, and opportunities to enable system-level performance beyond 30 nm pitch
    Bonilla, Griselda
    Lanzillo, N.
    Hu, C-K
    Penny, C. J.
    Kumar, A.
    2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
  • [24] SYSTEM-LEVEL AND SYSTEM PROPERTY
    NOELL, JJ
    AMERICAN SOCIOLOGICAL REVIEW, 1974, 39 (06) : 885 - 886
  • [25] A System-Level Simulation Framework for Evaluating Resource Management Policies for Heterogeneous System Architectures
    Miele, A.
    Durelli, G. C.
    Santambrogio, M. D.
    Bolchini, C.
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 637 - 644
  • [26] SYSTEM-LEVEL DESIGN
    BOURBON, B
    COMPUTER DESIGN, 1990, 29 (23): : 19 - 21
  • [27] A Novel Methodology for Evaluating the Energy Consumption of IP Blocks in System-Level Designs
    Knoedtel, Johannes
    Schwabe, Wolffhardt
    Lieske, Tobias
    Reichenbach, Marc
    Fey, Dietmar
    2018 28TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2018, : 46 - 53
  • [28] A System-Level Game Semantics
    Ghica, Dan R.
    Tzevelekos, Nikos
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2012, 286 : 191 - 211
  • [29] Aspects on system-level design
    Plantin, J
    Stoy, E
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 209 - 210
  • [30] System-level partitioning with uncertainty
    Albuquerque, J
    Coelho, C
    Cavalcanti, CF
    da Silva, DC
    Fernandes, AO
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 198 - 202