Injected Charge to Recovery as a Parameter to Characterize the Breakdown Reversibility of Ultrathin HfSiON Gate Dielectric

被引：3

作者：

Crespo-Yepes, Albert ^{[1
]}

Martin-Martinez, Javier ^{[1
]}

Rothschild, Aude ^{[2
]}

Rodriguez, Rosana ^{[1
]}

Nafria, Montserrat ^{[1
]}

Aymerich, Xavier ^{[1
]}

机构：

[1] Univ Autonoma Barcelona, Dept Elect Engn, Bellaterra 08193, Spain

[2] IMEC, B-3001 Louvain, Belgium

来源：

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2011年 / 11卷 / 01期

关键词：

BD reversibility; CMOS; dielectric breakdown (BD); high-k; reliability; resistive switching (RS);

D O I：

10.1109/TDMR.2010.2098032

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The injected charge to recovery (Q(R)) is presented as a parameter to characterize the dielectric breakdown (BD) reversibility in MOSFETs with an ultrathin high-k hafnium-based gate dielectric. The procedure to recover the dielectric is explained, and the dependences of Q(R) on the current limit during BD, the polarity of the BD-recovery stresses, and the number of stress cycles are analyzed.

引用

页码：126 / 130

页数：5

共 50 条

[21] Temperature and stress polarity-dependent dielectric breakdown in ultrathin gate oxides
Koji, EA
Niwa, M
APPLIED PHYSICS LETTERS, 1998, 73 (14) : 1985 - 1987
[22] Reduction of thermal damage in ultrathin gate oxides after intrinsic dielectric breakdown
Lombardo, S
La Magna, A
Crupi, I
Gerardi, C
Crupi, F
APPLIED PHYSICS LETTERS, 2001, 79 (10) : 1522 - 1524
[23] A strong analogy between the dielectric breakdown of high-K gate stacks and the progressive breakdown of ultrathin oxides
Tous, Santi
Wu, Ernest Y.
Miranda, Enrique
Sune, Jordi
JOURNAL OF APPLIED PHYSICS, 2011, 109 (12)
[24] Charge trapping and dielectric relaxation in connection with breakdown of high-k gate dielectric stacks
Luo, Wen
Yuan, Tao
Kuo, Yue
Lu, Jiang
Yan, Jiong
Kuo, Way
APPLIED PHYSICS LETTERS, 2006, 88 (20)
[25] Bipolar charge trapping induced anomalous negative bias-temperature instability in HfSiON gate dielectric pMOSFETs
Tang, Chun-Jung
Ma, Huan-Chi
Wang, Tahui
Chan, Chien-Tai
Chang, Chih-Sheng
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (04) : 518 - 523
[26] Critical Gate Voltage and Digital Breakdown: Extending Post-Breakdown Reliability Margin in Ultrathin Gate Dielectric with Thickness < 1.6 nm
Lo, V. L.
Pey, K. L.
Ranjan, R.
Tung, C. H.
Shih, J. R.
Wu, Kenneth
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 696 - +
[27] Thickness-dependent power-law of dielectric breakdown in ultrathin NMOS gate oxides
Hiraiwa, A
Ishikawa, D
MICROELECTRONIC ENGINEERING, 2005, 80 : 374 - 377
[28] SiON and SiO2/HfSiON gate oxides time dependent dielectric breakdown measurements at nanoscale in ultra high vacuum
Delcroix, P.
Blonkowski, S.
Kogelschatz, M.
Rafik, M.
Gourhant, O.
JeanJean, D.
Beneyton, R.
Roy, D.
Federspiel, X.
Martin, F.
Garros, X.
Grampeix, H.
Gassilloud, R.
MICROELECTRONIC ENGINEERING, 2011, 88 (07) : 1376 - 1379
[29] To a problem on direct tunneling charge carriers through the ultrathin gate dielectric in MOSFETs.
Krasnikov, GY
Zaitsev, NA
Matyushkin, IV
2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 427 - 430
[30] CdSe Embedded ZrHfO Gate Dielectric Nonvolatile Memories - Charge Trapping and Breakdown Studies
Lin, Chi-Chou
Kuo, Yue
NONVOLATILE MEMORIES 2, 2013, 58 (05): : 109 - 113

← 1 2 3 4 5 →