Design of a High Performance Low Voltage Differential Signal Receiver

被引：0

作者：

Fan, Kai-Xin ^{[1
]}

Xu, Guang-Hui ^{[1
]}

Xu, Yong ^{[1
]}

Zhang, Kai-Li ^{[1
]}

Xiao, Ying-Cai ^{[1
]}

机构：

[1] PLA Univ Sci & Technol, Coll Commun Engn, Nanjing 210007, Jiangsu, Peoples R China

来源：

ELECTRONICS, COMMUNICATIONS AND NETWORKS V | 2016年 / 382卷

关键词：

LVDS; Receiver; Rail-to-rail; CMOS TECHNOLOGY;

D O I：

10.1007/978-981-10-0740-8_20

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a Low Voltage Differential Signal (LVDS) transmission receiver chip design, which is fully compatible with the IEEE Std. 1596.3-1996 standard. The proposed design utilizes a new rail-to-rail fold cascode pre-amplifier to expand the receiving range, with an independent current source circuit to provide bias for the system. The chip is fabricated with CSMC (a semiconductor manufacturing corporation) 0.5 mu m technology, with DC analysis, AC analysis, and transient analysis conducted on the receiver chip. Simulation results show that the chip can meet the design specifications required, within the +/- 1 V range of the common-mode voltage, and can achieve the hysteresis of 100 mV, with a maximum data transfer rate of 200 Mbps.

引用

页码：169 / 176

页数：8

共 50 条

[11] A High Performance and Low Power Subthreshold Voltage Level Shifter Design
Kapoor, Ananya
Thapar, Ayush
Jha, Chaitanya Shanker
Kumar, Chaudhry Indra
PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 623 - 627
[12] Joint common mode voltage and differential offset voltage control scheme in a low-IF receiver
Muhammad, K
Staszewski, RB
Hung, CM
2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 405 - 408
[13] A Design of Low High Performance Low Dropout Regulator With Voltage - Control and Stable Current
Na, Hyoung Jun
Pu, Young Gun
Lee, Kang Yoon
2022 37TH INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS AND COMMUNICATIONS (ITC-CSCC 2022), 2022, : 582 - 584
[14] Low voltage differential signal interface for thermal vision camera
Bieszczad, Grzegorz
Sosnowski, Tomasz
Orzanowski, Tomasz
Kastek, Mariusz
PRZEGLAD ELEKTROTECHNICZNY, 2010, 86 (11A): : 107 - 110
[15] Low Voltage Differential Signal Interface for Thermal Vision Camera
Bieszczad, Grzegorz
Sosnowski, Tomasz
Orzanowski, Tomasz
Kastek, Mariusz
MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 648 - 651
[16] Design of Low Voltage Signal Power for Lysing Cell
Jiang, Feng
Yu, Jun
Chen, Jianjun
CEIS 2011, 2011, 15
[17] Design and Realization of High Speed Digital Visual Signal Receiver
Xiao Jian
Qiu Yanzhang
Gao Yunxia
Chen Hongliang
PROCEEDINGS OF THE 14TH YOUTH CONFERENCE ON COMMUNICATION, 2009, : 601 - 604
[18] HIGH SPEED ULTRA LOW-VOLTAGE DIFFERENTIAL D FLIP-FLOP FOR LOW-VOLTAGE CMOS DESIGN
Berg, Y.
2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
[19] High Voltage Receiver Using Low Voltage Devices With Reduced Dead-zone
Nedalgi, Dharmaray
Siddamal, Saroja, V
2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 135 - 138
[20] A Low-Voltage high-performance Differential Static Logic (LVDSL) family
Fahim, AM
Elmasry, MI
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 230 - 233

← 1 2 3 4 5 →