Design of a High Performance Low Voltage Differential Signal Receiver

被引:0
|
作者
Fan, Kai-Xin [1 ]
Xu, Guang-Hui [1 ]
Xu, Yong [1 ]
Zhang, Kai-Li [1 ]
Xiao, Ying-Cai [1 ]
机构
[1] PLA Univ Sci & Technol, Coll Commun Engn, Nanjing 210007, Jiangsu, Peoples R China
关键词
LVDS; Receiver; Rail-to-rail; CMOS TECHNOLOGY;
D O I
10.1007/978-981-10-0740-8_20
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a Low Voltage Differential Signal (LVDS) transmission receiver chip design, which is fully compatible with the IEEE Std. 1596.3-1996 standard. The proposed design utilizes a new rail-to-rail fold cascode pre-amplifier to expand the receiving range, with an independent current source circuit to provide bias for the system. The chip is fabricated with CSMC (a semiconductor manufacturing corporation) 0.5 mu m technology, with DC analysis, AC analysis, and transient analysis conducted on the receiver chip. Simulation results show that the chip can meet the design specifications required, within the +/- 1 V range of the common-mode voltage, and can achieve the hysteresis of 100 mV, with a maximum data transfer rate of 200 Mbps.
引用
收藏
页码:169 / 176
页数:8
相关论文
共 50 条
  • [1] High performance differential CMOS LNA design for low-IF GPS receiver
    School of Electronic Information, Wuhan University, Wuhan 430079, China
    不详
    J. Southeast Univ. Engl. Ed., 2009, 1 (26-30):
  • [2] The Design and Realization of Low Frequency Signal Receiver with High Sensitivity
    Li, Zhigang
    Zhao, Yuchuan
    PROCEEDINGS OF THE FIRST INTERNATIONAL CONFERENCE ON INFORMATION SCIENCES, MACHINERY, MATERIALS AND ENERGY (ICISMME 2015), 2015, 126 : 1273 - 1276
  • [3] Design of a cMOS 1.8v low voltage differential signaling receiver
    Aguirre, M
    Heredia, C
    Torres, H
    Palomera, R
    Jiménez, M
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 647 - 650
  • [4] Low voltage high performance CCII for analog signal processing applications
    Rajput, SS
    Jamuar, SS
    MICROELECTRONICS INTERNATIONAL, 2006, 23 (01) : 10 - 15
  • [5] Smart substation hardware platform design based on low voltage differential signal high-speed serial bus
    Cai, Yueming
    Qiu, Xinhong
    Li, Huiyu
    Xing, Yibao
    Dianli Xitong Zidonghua/Automation of Electric Power Systems, 2012, 36 (21): : 73 - 76
  • [6] Dual signal configuration for low power low voltage high performance pipeline multiplier
    Wu, A
    Ng, CK
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A181 - A184
  • [7] Low Voltage, Low Power and High Performance Current Conveyors for Low Voltage Analog and Mixed Mode Signal Processing Applications
    S.S. Rajput
    S.S. Jamuar
    Analog Integrated Circuits and Signal Processing, 2004, 41 : 21 - 34
  • [8] Low voltage, low power and high performance current conveyors for low voltage analog and mixed mode signal processing applications
    Rajput, SS
    Jamuar, SS
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 41 (01) : 21 - 34
  • [9] Design of a low power mixed-signal rake receiver
    Chen, Po-An
    Chiueh, Tzi-Dar
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2793 - +
  • [10] A High Performance Current Mirror for Low Voltage Mixed Mode Design
    Kumar, Ahlad
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2013, 8 (04): : 283 - 293