Scan cell ordering for low power BIST

被引：8

作者：

Bellos, M ^{[1
]}

Bakalis, D ^{[1
]}

Nikolos, D ^{[1
]}

机构：

[1] Univ Patras, Comp Engn & Informat Dept, Patras 26500, Greece

来源：

VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/ISVLSI.2004.1339558

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Power dissipation during scan-based testing has gained significant importance in the past few years. In this work we examine the use of transition frequency based scan cell ordering techniques in pseudorandom scan based BIST in order to reduce average power dissipation. We also propose the resetting of the input register of the circuit together with ordering of its elements to further reduce average power dissipation. Experimental results indicate that the proposed techniques can reduce average power dissipation up to 57.7%.

引用

页码：281 / 284

页数：4

共 50 条

[31] A new BIST structure for low power testing
Li, J
Yang, J
Li, R
Wang, C
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1183 - 1185
[32] Low power pattern generation for BIST architecture
Ahmed, N
Tehranipour, MH
Nourani, M
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 689 - 692
[33] Low power/energy BIST scheme for datapaths
Univ of Piraeus, Greece
Proceedings of the IEEE VLSI Test Symposium, 2000, : 23 - 28
[34] Performance of Low Power BIST Architecture for UART
Thirunavukkarasu, V.
Saravanan, R.
Saminadan, V.
2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 2290 - 2293
[35] Low power Test Pattern Generator for BIST
Puczko, Miroslaw
2015 SELECTED PROBLEMS OF ELECTRICAL ENGINEERING AND ELECTRONICS (WZEE), 2015,
[36] A Novel BIST Scheme for Low Power Testing
Ye, Bo
Li, Tian-wang
PROCEEDINGS 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, (ICCSIT 2010), VOL 1, 2010, : 134 - 137
[37] An integrated DFT solution for power reduction in scan test applications by low power gating scan cell
Naeini, Mahshid Mojtabavi
Dass, Sreedharan Baskara
Ooi, Chia Yee
Yoneda, Tomokazu
Inoue, Michiko
INTEGRATION-THE VLSI JOURNAL, 2017, 57 : 108 - 124
[38] RTL based scan BIST
Roy, S
VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS, 1997, : 117 - 121
[39] Deterministic BIST with partial scan
Kiefer, G
Wunderlich, HJ
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (03): : 169 - 177
[40] Deterministic BIST with Partial Scan
Gundolf Kiefer
Hans-Joachim Wunderlich
Journal of Electronic Testing, 2000, 16 : 169 - 177

← 1 2 3 4 5 →