Scan cell ordering for low power BIST

被引：8

作者：

Bellos, M ^{[1
]}

Bakalis, D ^{[1
]}

Nikolos, D ^{[1
]}

机构：

[1] Univ Patras, Comp Engn & Informat Dept, Patras 26500, Greece

来源：

VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/ISVLSI.2004.1339558

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Power dissipation during scan-based testing has gained significant importance in the past few years. In this work we examine the use of transition frequency based scan cell ordering techniques in pseudorandom scan based BIST in order to reduce average power dissipation. We also propose the resetting of the input register of the circuit together with ordering of its elements to further reduce average power dissipation. Experimental results indicate that the proposed techniques can reduce average power dissipation up to 57.7%.

引用

页码：281 / 284

页数：4

共 50 条

[21] REVIEW ON LFSR FOR LOW POWER BIST
Mohan, Manu
Pillai, Sunitha S.
PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019), 2019, : 873 - 876
[22] Multi-Degree Smoother for Low Power Consumption in Single and Multiple Scan-Chains BIST
Abu-Issa, Abdallatif S.
Quigley, Steven F.
PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 689 - 696
[23] Scan Chain Ordering to Reduce Test Data for BIST-Aided Scan Test Using Compatible Scan Flip-Flops
Yotsuyanagi, Hiroyuki
Yamamoto, Masayuki
Hashizume, Masaki
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (01): : 10 - 16
[24] Low-power BIST with a smoother and scan-chain reorder under optimal cluster size
Lai, Nan-Cheng
Wang, Sying-Jyan
Fu, Yu-Hsuan
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) : 2586 - 2594
[25] Scan BIST with biased scan test signals
Dong, Xiang
Chen MingJing
Sun JiaGuang
SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2008, 51 (07): : 881 - 895
[26] Power reduction in test-per-scan BIST with supply gating and efficient scan partitioning
Bhunia, S
Mahmoodi, H
Ghosh, D
Roy, K
6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 453 - 458
[27] Scan BIST with biased scan test signals
Dong Xiang
MingJing Chen
JiaGuang Sun
Science in China Series F: Information Sciences, 2008, 51 : 881 - 895
[28] A Low-Power BIST Scheme Using Weight-Aware Scan Grouping and Scheduling for Automotive ICs
Lee, Kwonhyoung
Lee, Sangjun
Park, Jongho
Lee, Inhwan
Kang, Sungho
IEEE ACCESS, 2021, 9 : 116115 - 116132
[29] Scan BIST with biased scan test signals
XIANG Dong1
2 Deptartment of Computer Science and Engineering
ScienceinChina(SeriesF:InformationSciences), 2008, (07) : 881 - 895
[30] A Low Power Test Pattern Generator for BIST
Lei, Shaochong
Liang, Feng
Liu, Zeye
Wang, Xiaoying
Wang, Zhen
IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (05): : 696 - 702

← 1 2 3 4 5 →