Performances under saturation operation of p-channel FinFETs on SOI substrates at cryogenic temperature

被引：0
|
作者：
Achour, H. [1 ]
Cretu, B. [2 ,3 ]
Routoure, J. -M. [1 ,3 ]
Carin, R. [1 ,3 ]
Benfdila, A. [4 ]
Simoen, E. [5 ]
Claeys, C. [5 ,6 ]
机构：
[1] Univ Caen Basse Normandie, UMR 6072, GREYC, F-14050 Caen, France
[2] ENSICAEN, UMR 6072, GREYC, F-14050 Caen, France
[3] CNRS, UMR 6072, GREYC, F-14032 Caen, France
[4] Mouloud Mammeri Univ Tizi Ouzou, GRMNT, Tizi Ouzou, Algeria
[5] IMEC, B-3001 Leuven, Belgium
[6] Katholieke Univ Leuven, EE Dept, B-3001 Leuven, Belgium
来源：
2014 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS) | 2014年
关键词：
FinFET; SOI; strain; DIBL; Early voltage; intrinsic gain; low frequency noise; LOW-FREQUENCY NOISE; GATE STACK; DEVICES; MOSFETS; 77-K;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The impact of cryogenic temperature operation on the short channel effects and analog performances was analysed on strained and unstrained p-channel SOI FinFETs. The main electrical parameters extracted from the saturation mode of operation are investigated and compared to those found at room temperature. Low frequency noise measurements at 10 K operation show that the carrier number fluctuations dominate the flicker noise in moderate inversion, while the access resistance noise contributions prevail in strong inversion.
引用
收藏
页码：181 / 184
页数：4
相关论文
共 50 条
  • [41] An ultralow on-resistance high-voltage SOI p-channel LDMOS
    Deng, Gaoqiang
    Wei, Jie
    Liu, Jianping
    Luo, Xiaorong
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 100 : 1029 - 1041
  • [42] Substrate bias effect on blocking capability of a lateral p-channel MOSFET on SOI
    Sumida, H
    Hirabayashi, A
    SOLID-STATE ELECTRONICS, 1997, 41 (11) : 1773 - 1779
  • [43] A HIGH-RESOLUTION ACTIVE MATRIX USING P-CHANNEL SOI TFTS
    MIMURA, A
    OHWADA, J
    HOSOKAWA, Y
    SUZUKI, T
    KAWAKAMI, H
    MIYATA, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (04) : 418 - 425
  • [44] Strained p-channel FinFETs with extended Π-shaped silicon-germanium source and drain stressors
    Tan, Kian-Ming
    Liow, Tsung-Yang
    Lee, Rinus T. P.
    Hoe, Keat Mun
    Tung, Chih-Hang
    Balasubramanian, N.
    Samudra, Ganesh S.
    Yeo, Yee-Chia
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (10) : 905 - 908
  • [45] Impact of self-heating effects on nanoscale Ge p-channel FinFETs with Si substrate
    Longxiang Yin
    Lei Shen
    Hai Jiang
    Gang Du
    Xiaoyan Liu
    Science China Information Sciences, 2018, 61
  • [46] Drain currents and their excess noise in triple gate bulk p-channel FinFETs of different geometry
    Lukyanchikova, N.
    Garbar, N.
    Kudina, V.
    Smolanka, A.
    Simoen, E.
    Claeys, C.
    MICROELECTRONICS RELIABILITY, 2013, 53 (03) : 394 - 399
  • [47] HOT-CARRIER DEGRADATION BEHAVIOR OF N-CHANNEL AND P-CHANNEL MOSFETS UNDER DYNAMIC OPERATION CONDITIONS
    BELLENS, R
    GROESENEKEN, G
    HEREMANS, P
    MAES, HE
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (08) : 1421 - 1428
  • [48] Assessment of the Performance and Radiation Damage Effects under Cryogenic Temperatures of P-channel CCD204s
    Murray, Neil J.
    Holland, Andrew D.
    Gowl, Jason P. D.
    Hall, David J.
    Stefanov, Konstantin D.
    Dryer, Ben J.
    Barber, Simeon
    Burt, David J.
    HIGH ENERGY, OPTICAL, AND INFRARED DETECTORS FOR ASTRONOMY VI, 2014, 9154
  • [49] An improvement on p-channel SOI LIGBT by adopting slit type p-Drift structure
    Akiyama, H
    Watabe, K
    Terashima, T
    Okada, M
    Nobuto, S
    Yamawaki, M
    Hirao, T
    ISPSD '97: 1997 IEEE INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, 1997, : 353 - 356
  • [50] Impact of self-heating effects on nanoscale Ge p-channel FinFETs with Si substrate
    Yin, Longxiang
    Shen, Lei
    Jiang, Hai
    Du, Gang
    Liu, Xiaoyan
    SCIENCE CHINA-INFORMATION SCIENCES, 2018, 61 (06)
12345