共 50 条
- [31] Preparation, Imaging, and Design Extraction of the Front-End-of-Line and Middle-of-Line in a 14 nm Node FinFET Device PROCEEDINGS OF THE 2021 IEEE INTERNATIONAL CONFERENCE ON PHYSICAL ASSURANCE AND INSPECTION ON ELECTRONICS (PAINE), 2021,
- [32] Performance Trade-offs in FinFET and Gate-All Around Device Architectures for 7nm-node and Beyond 2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
- [33] Comparative Analysis of Using Planar MOSFET and FinFET as Access Transistor of STT-RAM Cell in 22-nm Technology Node 2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 112 - 113
- [36] Absorption Enhancing and Passivating Non-planar Thin-Film Device Architectures for Copper Indium Gallium Selenide Photovoltaics 2016 IEEE 43RD PHOTOVOLTAIC SPECIALISTS CONFERENCE (PVSC), 2016, : 2141 - 2145
- [37] ESD Device Performance Analysis in a 14nm FinFET SOI CMOS Technology: Fin-based versus Planar-based 2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
- [40] From 2D-Planar to 3D-Non-Planar Device Architecture: A Scalable Path Forward? 2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,