Non-Planar Device Architecture for 15nm Node: FinFET or Trigate?

被引:0
|
作者
Lin, Chung-Hsun [1 ]
Chang, Josephine [1 ]
Guillorn, Michael [1 ]
Bryant, Andres [1 ]
Oldiges, Phil [2 ]
Haensch, Wilfried [1 ]
机构
[1] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Syst Technol Grp, Fishkill, NY 12533 USA
来源
2010 IEEE INTERNATIONAL SOI CONFERENCE | 2010年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页数:2
相关论文
共 50 条
  • [31] Preparation, Imaging, and Design Extraction of the Front-End-of-Line and Middle-of-Line in a 14 nm Node FinFET Device
    Waite, Adam R.
    Patel, Yash
    Kelley, John J.
    Scholl, Jonathan H.
    Baur, Joshua
    Kimura, Adam
    Udelhoven, Eric D.
    Via, Glen David
    Ott, Richard
    Brooks, Daniel L.
    PROCEEDINGS OF THE 2021 IEEE INTERNATIONAL CONFERENCE ON PHYSICAL ASSURANCE AND INSPECTION ON ELECTRONICS (PAINE), 2021,
  • [32] Performance Trade-offs in FinFET and Gate-All Around Device Architectures for 7nm-node and Beyond
    Kim, Seong-Dong
    Guillorn, Michael
    Lauer, Isaac
    Oldiges, Phil
    Hook, Terence
    Na, Myung-Hee
    2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
  • [33] Comparative Analysis of Using Planar MOSFET and FinFET as Access Transistor of STT-RAM Cell in 22-nm Technology Node
    Song, Byungkyu
    Na, Taehui
    Jeong, Hanwool
    Kang, Seung H.
    Kim, Jung Pill
    Jung, Seong-Ook
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 112 - 113
  • [34] Laser-diode-pumped 1319-nm monolithic non-planar ring single-frequency laser
    王青
    高春清
    赵严
    杨苏辉
    魏光辉
    洪冬梅
    ChineseOpticsLetters, 2003, (10) : 594 - 596
  • [35] Investigation of Device Performance for Fin Angle Optimization in FinFET and Gate-All-Around FETs for 3 nm-Node and Beyond
    Kim, Soyoun
    Lee, Kitae
    Kim, Sihyun
    Kim, Munhyeon
    Lee, Jong-Ho
    Kim, Sangwan
    Park, Byung-Gook
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (04) : 2088 - 2093
  • [36] Absorption Enhancing and Passivating Non-planar Thin-Film Device Architectures for Copper Indium Gallium Selenide Photovoltaics
    Bukowsky, Colton R.
    Grandidier, Jonathan
    Fountaine, Katherine T.
    Callahan, Dennis M.
    Stanbery, Billy J.
    Atwater, Harry A.
    2016 IEEE 43RD PHOTOVOLTAIC SPECIALISTS CONFERENCE (PVSC), 2016, : 2141 - 2145
  • [37] ESD Device Performance Analysis in a 14nm FinFET SOI CMOS Technology: Fin-based versus Planar-based
    Li, Junjun
    Gauthier, Robert
    Li, You
    Mishra, Rahul
    2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
  • [38] A Simulation Study of NBTI Impact on 14-nm Node FinFET Technology for Logic Applications: Device Degradation to Circuit-Level Interaction
    Mishra, Subrat
    Amrouch, Hussam
    Joe, Jerin
    Dabhi, Chetan K.
    Thakor, Karansingh
    Chauhan, Yogesh S.
    Henkel, Joerg
    Mahapatra, Souvik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 271 - 278
  • [39] A comparative study of lifetime reliability of planar MOSFET and FinFET due to BTI for the 16 nm CMOS technology node based on reaction-diffusion model
    Mahmoud, Mohamed Mounir
    Soin, Norhayati
    MICROELECTRONICS RELIABILITY, 2019, 97 : 53 - 65
  • [40] From 2D-Planar to 3D-Non-Planar Device Architecture: A Scalable Path Forward?
    Shahidi, Ghavam G.
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,