Non-Planar Device Architecture for 15nm Node: FinFET or Trigate?

被引:0
|
作者
Lin, Chung-Hsun [1 ]
Chang, Josephine [1 ]
Guillorn, Michael [1 ]
Bryant, Andres [1 ]
Oldiges, Phil [2 ]
Haensch, Wilfried [1 ]
机构
[1] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Syst Technol Grp, Fishkill, NY 12533 USA
来源
2010 IEEE INTERNATIONAL SOI CONFERENCE | 2010年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页数:2
相关论文
共 50 条
  • [41] Study on Surface Acoustic Wave Propagation for a Non-Planar Piezoelectric Thin Film Device with High Acoustic Impedance Material Reflectors
    Marigo, Eloi
    Soundara, Mohanraj
    Goutham, Maheshlal
    Fei, Chan Buan
    Krishnan, Mugilan Gopal
    Bin, Jazril
    Din, Jamil
    Radzi, Anis Amiera Binti Mohd
    Shaari, Nur Faatyhah Binti
    2017 IEEE ASIA PACIFIC MICROWAVE CONFERENCE (APMC), 2017, : 1273 - 1275
  • [42] The application of oxidative chemical vapor deposited (oCVD) PEDOT to textured and non-planar photovoltaic device geometries for enhanced light trapping
    Howden, Rachel M.
    Flores, Eletha J.
    Bulovic, Vladimir
    Gleason, Karen K.
    ORGANIC ELECTRONICS, 2013, 14 (09) : 2257 - 2268
  • [43] Fabrication of stable metallic patterns embedded in poly(dimethylsiloxane) and model applications in non-planar electronic and lab-on-a-chip device patterning
    Lee, KJ
    Tosser, KA
    Nuzzo, RG
    ADVANCED FUNCTIONAL MATERIALS, 2005, 15 (04) : 557 - 566
  • [44] Opportunities in Device Scaling for 3-nm Node and Beyond: FinFET Versus GAA-FET Versus UFET (vol 67, pg 2633, 2020)
    Das, Uttam Kumar
    Bhattacharyya, Tarun Kanti
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (08) : 3496 - 3496
  • [45] A 2.8 W Single-Frequency Laser Output at 1064 nm from a Gradient-Doped Composite Ceramic Non-Planar Ring Oscillator
    Gao, Mingwei
    Ding, Yibo
    Wang, Qing
    Wang, Lei
    Gao, Yuan
    Wang, Junping
    Ji, Haohao
    Zhang, Jian
    Gao, Chunqing
    PHOTONICS, 2024, 11 (08)
  • [46] Impact of Write Pulse and Process Variation on 22 nm FinFET-Based STT-RAM Design: A Device-Architecture Co-Optimization Approach
    Xu, Cong
    Zheng, Yang
    Niu, Dimin
    Zhu, Xiaochun
    Kang, Seung H.
    Xie, Yuan
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2015, 1 (04): : 195 - 206
  • [47] Interface traps in the sub-3 nm technology node: A comprehensive analysis and benchmarking of negative capacitance FinFET and nanosheet FETs - A reliability perspective from device to circuit level
    Valasa, Sresta
    Kotha, Venkata Ramakrishna
    Vadthiya, Narendar
    MICROELECTRONICS RELIABILITY, 2024, 160
  • [48] Hybrid 1T e-DRAM and e-NVM Realized in One 10 nm node Ferro FinFET device with Charge Trapping and Domain Switching Effects
    Luo, Qing
    Gong, Tiancheng
    Cheng, Yan
    Zhang, Qingzhu
    Yu, Haoran
    Yu, Jie
    Ma, Haili
    Xu, Xiaoxin
    Huang, Kailiang
    Zhu, Xi
    Dong, Danian
    Yin, Jiahao
    Yuan, Peng
    Tai, Lu
    Gao, Jianfeng
    Li, Junfeng
    Yin, Huaxiang
    Long, Shibing
    Liu, Qi
    Lv, Hangbing
    Liu, Ming
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [49] Exploration of Device-Circuit Interactions in FinFET-based Memories for sub-15nm Technologies using a Mixed Mode Quantum Simulation Framework: Atoms to Systems
    Gupta, Sumeet Kumar
    Choday, Sri Harsha
    Roy, Kaushik
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [50] Simulation of phonon-limited mobility for nano-scale Si-based n-type non-planar device under general orientation and stress condition
    Xiu, Kai
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2008, 7 (03) : 172 - 175