An embedded MOS model 9 for CMOS RF circuit design

被引:0
|
作者
Iversen, CR [1 ]
机构
[1] Siemens Mobile Phones AS, Pandrup, Denmark
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article presents an n-channel MOS transistor model for the simulation of CMOS RF circuits in the gigahertz range. This model is based on a MOS model 9 (MM9) compact transistor model, embedded in a network describing device parasitics, The parasitics network consists of six resistors, five capacitors and two JUNCAP diode models. Methods for device characterization and determination Of the parasitics are presented. A model, developed for a 0.25 mum CAMS technology, shows good accuracy in the measured frequency range tip to 12 GHz and over a wide bias range. By applying simple rules for the scaling of parasitics and a unit transistor layout approach, the model also shows excellent scalability with respect to device width. It also predicts intermodulation products with fair accuracy.
引用
收藏
页码:22 / +
页数:8
相关论文
共 50 条
  • [41] Embedded passives, RF design
    D'Souza, Loy
    Advanced Packaging, 2004, 13 (11): : 34 - 38
  • [42] Parameter extraction for 2-π equivalent circuit model of RF CMOS spiral inductors
    Institute of Microelectronics, Tsinghua University, Beijing 100084, China
    Pan Tao Ti Hsueh Pao, 2006, 4 (667-673):
  • [43] Logic circuit design based on MOS-NDR devices and circuits fabricated by CMOS process
    Gan, KJ
    Liang, DS
    Hsiao, CC
    Wang, SY
    Chiang, FC
    Tsai, CS
    Chen, YH
    Kuo, SH
    Chen, CP
    Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 392 - 395
  • [44] A CMOS Based Fast High-Voltage Generation Circuit for BiCMOS Embedded RF-MEMS Applications
    Kaynak, Mehmet
    Purdy, Michael
    Wietstruck, Matthias
    Zhang, Wogong
    Tillack, Bernd
    2013 IEEE 13TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2013, : 21 - 23
  • [45] RF circuit design in reliability
    Xiao, EJ
    Yuan, JS
    2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2003, : 575 - 578
  • [46] RF circuit design in reliability
    Xiao, EJ
    Yuan, JS
    2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : A61 - A64
  • [47] Substrate network modeling for CMOS RF circuit simulation
    Tin, SF
    Mayaram, K
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 583 - 586
  • [48] Design of RF to DC Conversion Circuit for Energy Harvesting in CMOS 0.13-μm Technology
    Rosli, M. A.
    Murad, S. A. Z.
    Norizan, M. N.
    Ramli, M. M.
    4TH ELECTRONIC AND GREEN MATERIALS INTERNATIONAL CONFERENCE 2018 (EGM 2018), 2018, 2045
  • [49] Design of a Broadband CMOS RF Power Amplifier to establish device-circuit aging correlations
    Barajas, E.
    Mateo, D.
    Aragones, X.
    Crespo-Yepes, A.
    Rodriguez, R.
    Martin-Martinez, J.
    Nafria, M.
    2017 INTERNATIONAL CONFERENCE OF MICROELECTRONIC TEST STRUCTURES (ICMTS), 2017,
  • [50] CMOS anti-self-biasing effect and its implication in analog/RF circuit design
    Ma, Zhenqiang
    Pang, Huiqing
    Zhao, Bin
    Zhang, Jiong
    Jiang, Ningyue
    Li, Hui
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 485 - 489