An embedded MOS model 9 for CMOS RF circuit design

被引:0
|
作者
Iversen, CR [1 ]
机构
[1] Siemens Mobile Phones AS, Pandrup, Denmark
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article presents an n-channel MOS transistor model for the simulation of CMOS RF circuits in the gigahertz range. This model is based on a MOS model 9 (MM9) compact transistor model, embedded in a network describing device parasitics, The parasitics network consists of six resistors, five capacitors and two JUNCAP diode models. Methods for device characterization and determination Of the parasitics are presented. A model, developed for a 0.25 mum CAMS technology, shows good accuracy in the measured frequency range tip to 12 GHz and over a wide bias range. By applying simple rules for the scaling of parasitics and a unit transistor layout approach, the model also shows excellent scalability with respect to device width. It also predicts intermodulation products with fair accuracy.
引用
收藏
页码:22 / +
页数:8
相关论文
共 50 条
  • [1] Compact MOS modelling for RF CMOS circuit simulation
    Scholten, AJ
    van Langevelde, R
    Tiemeijer, LF
    Havens, RJ
    Klaassen, DBM
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, 2001, : 194 - 201
  • [2] Scalable parasitic components model of CMOS for RF circuit design
    Itoh, N
    Ohguro, T
    Katoh, K
    Kimijima, H
    Ishizuka, S
    Kojima, K
    Miyakawa, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (02) : 288 - 298
  • [3] Recent progress in CMOS RF circuit design
    Kousai, Shouhei
    IEICE ELECTRONICS EXPRESS, 2014, 11 (02):
  • [4] MOS transistor modeling for RF integrated circuit design
    Enz, C
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 189 - 196
  • [5] RF CMOS or SIGE BICMOS in RF and mixed signal circuit design
    Pawlikiewicz, A. H.
    El Rai, S. E.
    MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems:, 2007, : 333 - 338
  • [6] Reconfigurable RF CMOS Circuit Design for Cognitive Radios
    Okada, Kenichi
    Matsuzawa, Akira
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 96 - 99
  • [7] Compact modeling of noise for RF CMOS circuit design
    Scholten, AJ
    Tiemeijer, LF
    van Langevelde, R
    Havens, RJ
    Zegers-van Duijnhoven, ATA
    de Kort, R
    Venezia, VC
    Klaassen, DBM
    NOISE IN DEVICES AND CIRCUITS, 2003, 5113 : 93 - 104
  • [8] Compact modelling of noise for RF CMOS circuit design
    Scholten, AJ
    Tiemeijer, LF
    van Langevelde, R
    Havens, RJ
    Zegers-van Duijnhoven, ATA
    de Kort, R
    Klaassen, DBM
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (02): : 167 - 174
  • [9] Modeling and Parasitic Extraction of the MM9 Transistor for GHz/THz CMOS RF Circuit Design
    Gadige, Aswini Kumar
    Paramesha
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2024, 40 (06): : 795 - 804
  • [10] RF/analog circuit design in scaled digital CMOS technology
    Masui S.
    Konishi T.
    Journal of the Institute of Electrical Engineers of Japan, 2011, 131 (01): : 30 - 33