A low-leakage single-bitline 9T SRAM cell with read-disturbance removal and high writability for low-power biomedical applications

The design of power-efficient SRAM cells is necessary for biomedical applications such as body area networks (BANs) to extent their battery life. SRAM cell's power consists of two main components, including leakage power and dynamic power, in which the former overcomes the latter in advanced technology. This paper presents a low-leakage single-bitline 9T (L2SB9T) SRAM cell. The proposed design is free from read-disturbance issue and eliminates writing "1" problem. The results are carried out by utilizing HSPICE and 16-nm CMOS PTM at a 0.7 V, 25 degrees C, and under severe PVT variations. The proposed L2SB9T SRAM cell is comprehensively compared with other recently published SRAM cells including conventional 6T, write/read enhanced 8T (WRE8T), transmission-gate 9T (TG9T), read-disturb-free 9T (RDF9T), fully differential 10T (Chang10T), data-independent read port 10T (DIRP10T), and single-bitline 11T (SB11T). It shows at least 1.26X/1.07X/1.01X improvement in read static noise margin (RSNM)/write static noise margin (WSNM)/write margin (WM). Furthermore, the leakage power is reduced by the proposed cell, at least 1.137X. Moreover, the suggested cell consumes the third/second best dynamic read/write power, which is 1.42X/1.37X lower than that of conventional 6T SRAM cell. The proposed L2SB9T SRAM cell performs its read/write operation reliably by showing at least 1.71X narrower speared in RSNM compared to the best SRAM cell and third best WM variability. For all these improvements, the proposed L2SB9T SRAM cell incurs a 4.20X/1.06X/1.808X penalty in read delay/write delay/layout area when compared with the best SRAM cells, that is, the Chang10T/6T/6T.