Design for diagnosability of CMOS circuits

被引：3

作者：

Wen, XQ ^{[1
]}

Honzawa, T ^{[1
]}

Tamamoto, H ^{[1
]}

Saluja, KK ^{[1
]}

Kinoshita, K ^{[1
]}

机构：

[1] SynTest Technol Inc, Sunnyvale, CA 94086 USA

来源：

SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/ATS.1998.741605

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a new approach to improvising the diagnosability of a CMOS circuit by dividing into independent partitions and using a separate power supply for each partition. This technique makes it possible to implement multiple I-DDQ measurement points. As a result the diagnosability of the circuit can be improved. The problem of partitioning a circuit is addressed and optimum and heuristic solutions are proposed. The effectiveness of our approach is demonstrated through experimental results.

引用

页码：144 / 149

页数：6

共 50 条

[41] Thermal-Aware Design Techniques for Nanometer CMOS Circuits
Calimera, A.
Duraisami, K.
Sathanur, A.
Sithambaram, P.
Bahar, R. I.
Macii, A.
Macii, E.
Poncino, M.
JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 374 - 384
[42] Dynamic circuits for CMOS and BiCMOS low power VLSI design
Zhu, Z
Carlson, BS
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 197 - 200
[43] DESIGN OF CMOS CIRCUITS FOR STUCK-OPEN FAULT TESTABILITY
JAYASUMANA, AP
MALAIYA, YK
RAJSUMAN, R
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (01) : 58 - 61
[44] Design techniques for gate-leakage reduction in CMOS circuits
Guindi, RS
Najm, FN
4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 61 - 65
[45] Design of a CMOS Led Print Head Driver With Compensation Circuits
Chiang, Cheng-Ta
Kuo, Chun-Ting
Huang, Yu-Chung
IEEE SENSORS JOURNAL, 2012, 12 (05) : 870 - 879
[46] DESIGN OF SYMMETRIC TERNARY CURRENT-MODE CMOS CIRCUITS
Shen Jizhong Chen Xiexiong Yao maoqun(Dept. Electronic Engineering
Journal of Electronics(China), 1997, (04) : 336 - 344
[47] CMOS Circuits for Cell-Level Design of a Racetrack Memory
Junsangsri, Pilin
Lombardi, Fabrizio
2015 IEEE 15TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2015, : 674 - 677
[48] Design of RF-CMOS integrated circuits for wireless communications
Boeck, Georg
2007 SBMO/IEEE MTT-S INTERNATIONAL MICROWAVE AND OPTOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2007, : 9 - 16
[49] DESIGN AND IMPLEMENTATION OF TRISTABLES USING CMOS INTEGRATED-CIRCUITS
MOUFTAH, HT
IEE JOURNAL ON ELECTRONIC CIRCUITS AND SYSTEMS, 1978, 2 (02): : 61 - 62
[50] Accurate delay models of CMOS CML circuits for design optimization
Jang, Ikchan
Kim, Jintae
Kim, SoYoung
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (01) : 297 - 307

← 1 2 3 4 5 →