Design for diagnosability of CMOS circuits

被引：3
|
作者：
Wen, XQ [1 ]
Honzawa, T [1 ]
Tamamoto, H [1 ]
Saluja, KK [1 ]
Kinoshita, K [1 ]
机构：
[1] SynTest Technol Inc, Sunnyvale, CA 94086 USA
来源：
SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/ATS.1998.741605
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a new approach to improvising the diagnosability of a CMOS circuit by dividing into independent partitions and using a separate power supply for each partition. This technique makes it possible to implement multiple I-DDQ measurement points. As a result the diagnosability of the circuit can be improved. The problem of partitioning a circuit is addressed and optimum and heuristic solutions are proposed. The effectiveness of our approach is demonstrated through experimental results.
引用
收藏
页码：144 / 149
页数：6
相关论文
共 50 条
  • [31] Design and simulation of hybrid CMOS-SET circuits
    Jana, Anindya
    Singh, N. Basanta
    Sing, J. K.
    Sarkar, Subir Kumar
    MICROELECTRONICS RELIABILITY, 2013, 53 (04) : 592 - 599
  • [32] Design of Adiabatic MTJ-CMOS Hybrid Circuits
    Sharifi, Fazel
    Saifullah, Z. M.
    Badawy, Abdel-Hameed
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 715 - 718
  • [33] Efficient design approaches to CMOS full adder circuits
    Yan, Aibin
    Bao, Han
    Jiang, Wangjin
    Cui, Jie
    Huang, Zhengfeng
    Wen, Xiaoqing
    MICROELECTRONICS JOURNAL, 2024, 149
  • [34] Design for diagnosability guidelines
    Ungar, Louis Y.
    IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2008, 11 (04) : 24 - 32
  • [35] Design of Multivalued Circuits Based on an Algebra for Current-Mode CMOS Multivalued Circuits
    陈偕雄
    Journal of Computer Science and Technology, 1995, (06) : 564 - 568
  • [36] Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits
    Kuang, Weidong
    Zhao, Peiyi
    Yuan, J. S.
    DeMara, R. F.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 410 - 422
  • [37] ON GENERIC DIAGNOSABILITY OF CIRCUITS UNDER THE ASSUMPTION OF LIMITED FAULTS
    LE, DK
    DECARLO, RA
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (09): : 1113 - 1115
  • [38] Design of CMOS distributed circuits for multiband UWB wireless receivers
    Heydari, P
    Lin, D
    Shameli, A
    Yazdi, A
    2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 695 - 698
  • [39] DESIGN OF INTEGRATED ANALOG CMOS CIRCUITS - MULTICHANNEL TELEMETRY TRANSMITTER
    STEINHAGEN, W
    ENGL, WL
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (06) : 799 - 805
  • [40] Hamming network circuits based on CMOS/memristor hybrid design
    Zhu, Xuan
    Yang, Xuejun
    Wu, Chunqing
    Wu, Junjie
    Yi, Xun
    IEICE ELECTRONICS EXPRESS, 2013, 10 (12):
12345