Multiplier-less Correlator for Noise SAR Imaging

被引：0

作者：

Lukin, S. ^{[1
]}

Pascazio, V. ^{[1
]}

Lukin, K. ^{[2
]}

Tatyanko, D. ^{[2
]}

Zemlyaniy, O. ^{[2
]}

机构：

[1] Univ Napoli Parthenope, Dipartimento Ingn, Naples, Italy

[2] NAS Ukraine, OYa Usikov Inst Radiophys & Elect, LNDES, Kharkov, Ukraine

来源：

2018 15TH EUROPEAN RADAR CONFERENCE (EURAD) | 2018年

关键词：

Noise Radar; Synthetic Aperture Radar; Relay Correlator; Radar Imaging; Field Programmable Gate Arrays;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Correlation function estimate using one-bit reference signal is described and results of FPGA-based implementation of multi-channel time-integrating correlator without multiplication operation (multiplier-less correlator) is described. Results of experimental evaluation of the suggested multiplier-less relay correlator implemented in Innovative Integration X6-1000M board with Xilinx Virtex-6 FPGA and arbitrary waveform generator Euvis AWG472 are presented.

引用

页码：158 / 161

页数：4

共 50 条

[31] Digital multiplier-less implementation of a memcapacitor and its application in chaotic oscillator
Mohammad Saeed Feali
Analog Integrated Circuits and Signal Processing, 2022, 112 : 175 - 183
[32] Multiplier-less approximation of the DCT/IDCT with low complexity and high accuracy
Zhang, Cixun
Yu, Lu
APPLICATIONS OF DIGITAL IMAGE PROCESSING XXX, PTS 1 AND 2, 2007, 6696
[33] Multiplier-less Floating Point 1D DCT Implementation
Singh, Gurkirat
Kumar, Arun
Mishra, Amit Kumar
2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 2571 - 2576
[34] A novel multiplier-less convolution core for YOLO CNN ASIC implementation
Shoorangiz Bagherzadeh
Hassan Daryanavard
Mohammad Reza Semati
Journal of Real-Time Image Processing, 2024, 21
[35] Coefficient optimization for area-effective multiplier-less FIR filters
Lin, TJ
Yang, TH
Jen, CW
2003 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I, PROCEEDINGS, 2003, : 125 - 128
[36] Area-effective FIR filter design for multiplier-less implementation
Lin, TJ
Yang, TH
Jen, CW
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 173 - 176
[37] Multiplier-less and compact FPGA implementation of Mihalas-Niebur neuron
Kongpoon, Metha
Leelavattananon, Kritsapon
2019 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2019), 2019, : 321 - 324
[38] Coefficient transformations for area-efficient implementation of multiplier-less FIR filters
Mehendale, M
Roy, SB
Sherlekar, SD
Venkatesh, G
ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 110 - 115
[39] A Deterministic Low-Complexity Approximate (Multiplier-Less) Technique for DCT Computation
Huang, Junqi
Kumar, T. Nandha
Almurib, Haider A. F.
Lombardi, Fabrizio
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) : 3001 - 3014
[40] A Digital Multiplier-less Neuromorphic Model for Learning a Context-Dependent Task
Asgari, Hajar
Maybodi, Babak Mazloom-Nezhad
Kreiser, Raphaela
Sandamirskaya, Yulia
2020 2ND IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2020), 2020, : 123 - 127

← 1 2 3 4 5 →