Multiplier-less Correlator for Noise SAR Imaging

被引:0
|
作者
Lukin, S. [1 ]
Pascazio, V. [1 ]
Lukin, K. [2 ]
Tatyanko, D. [2 ]
Zemlyaniy, O. [2 ]
机构
[1] Univ Napoli Parthenope, Dipartimento Ingn, Naples, Italy
[2] NAS Ukraine, OYa Usikov Inst Radiophys & Elect, LNDES, Kharkov, Ukraine
关键词
Noise Radar; Synthetic Aperture Radar; Relay Correlator; Radar Imaging; Field Programmable Gate Arrays;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Correlation function estimate using one-bit reference signal is described and results of FPGA-based implementation of multi-channel time-integrating correlator without multiplication operation (multiplier-less correlator) is described. Results of experimental evaluation of the suggested multiplier-less relay correlator implemented in Innovative Integration X6-1000M board with Xilinx Virtex-6 FPGA and arbitrary waveform generator Euvis AWG472 are presented.
引用
收藏
页码:158 / 161
页数:4
相关论文
共 50 条
  • [41] Efficient Multiplier-less Perceptron Architecture for Realization of Multilayer Perceptron Inference Models
    Raghuvendra Pratap Tripathi
    Manish Tiwari
    Amit Dhawan
    Sumit Kumar Jha
    Arun Kumar Singh
    Circuits, Systems, and Signal Processing, 2023, 42 : 4637 - 4668
  • [42] DESIGN OF LINEAR-PHASE FILTER BANKS WITH MULTIPLIER-LESS LATTICE STRUCTURES
    Chen, Li
    Wang, Xiyan
    Peng, Ronghua
    Yang, Fu
    INTERNATIONAL JOURNAL ON SMART SENSING AND INTELLIGENT SYSTEMS, 2013, 6 (05): : 2234 - 2253
  • [43] FM signal multipath reduction using multiplier-less digital adaptive filters
    El-Eraki, SM
    Batchelor, JC
    Lee, P
    Langley, RJ
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2003, 38 (01) : 1 - 3
  • [44] Efficient Multiplier-less Perceptron Architecture for Realization of Multilayer Perceptron Inference Models
    Tripathi, Raghuvendra Pratap
    Tiwari, Manish
    Dhawan, Amit
    Jha, Sumit Kumar
    Singh, Arun Kumar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (08) : 4637 - 4668
  • [45] Multiplier-less Based Architecture for Variable-length FFT Hardware Implementation
    Nguyen Hung Cuong
    Nguyen Tung Lam
    Nguyen Duc Minh
    2012 FOURTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), 2012, : 489 - 494
  • [46] Design of reconfigurable multiplier-less filter structure based on IFIR for digital channelizer
    Varghese, Rinu C.
    Inbanila, K.
    Amir, A.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 171
  • [47] Multiplier-less approach in the neural network trigger algorithm for a detection of cosmic rays
    Szadkowski, Zbigniew
    2019 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN 2019), 2019, : 13 - 18
  • [48] Design of Multiplier-less FIR filters with Simultaneously Variable Bandwidth and Fractional Delay
    Illa, Aravind
    Haridas, Nisha
    Elias, Elizabeth
    ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2016, 19 (03): : 1160 - 1165
  • [49] A Multiplier-Less Convolutional Neural Network Inference Accelerator for Intelligent Edge Devices
    Hsieh, Ming-Hang
    Liu, Yu-Tung
    Chiueh, Tzi-Dar
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2021, 11 (04) : 739 - 750
  • [50] Design Method for Multiplier-Less Two-Variable Numeric Function Approximation
    Rust, Jochen
    Paul, Steffen
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 948 - 953