Calculation of effective dielectric constants for advanced interconnect structures with low-k dielectrics

被引:13
|
作者
Rhee, SH
Radwin, MD
Ng, MF
Martin, JI
Erb, D
机构
[1] Adv Micro Devices Inc, AMD IBM Sony Toshiba Alliance, Technol Dev Grp, Hopewell Jct, NY 12533 USA
[2] Adv Micro Devices Inc, Technol Dev Grp, Sunnyvale, CA 94088 USA
关键词
Interconnect structures;
D O I
10.1063/1.1614438
中图分类号
O59 [应用物理学];
学科分类号
摘要
Effective dielectric constants of advanced interconnects with low-k and ultra-low-k dielectrics were evaluated by two-dimensional capacitance analysis. The analysis was performed for interconnect design rules proposed for 65 nm node high-performance integration. Interconnects with various pitches and integration schemes were examined, and the effects of supporting dielectric layers including cap layer, chemical mechanical polishing stop layer, and etch stop layer were evaluated. The results indicated that the use of the supporting layers greatly affects the effective dielectric constant of interconnect structures. The impacts of the supporting dielectric layers on the effective dielectric constant were evaluated quantitatively, and the implications on back-end-of-line integration schemes were discussed. (C) 2003 American Institute of Physics.
引用
收藏
页码:2644 / 2646
页数:3
相关论文
共 50 条
  • [41] Etch challenges of low-k dielectrics
    Lam Research Corp., Fremont, CA, United States
    不详
    Solid State Technol, 6 (71-78):
  • [42] Plasma etching of low-k dielectrics
    Thomas, Dave
    Powell, Kevin
    Song, Yiping
    Tossell, David
    European Semiconductor, 2000, 22 (05): : 30 - 31
  • [43] Cross-sectional elastic imaging and mechanical defect detection in low-k dielectrics in integrated circuit interconnect test structures
    Muthuswami, L
    Moyer, ES
    Li, Z
    Thompson, E
    Dunn, K
    Victoria, A
    Shekhawat, GS
    Geer, RE
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 557 - 562
  • [44] The effect of interconnect scaling and low-k dielectric on the thermal characteristics of the IC metal
    Banerjee, K
    Amerasekera, A
    Dixit, G
    Hu, CM
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 65 - 68
  • [45] Plasma processing of low-k dielectrics
    Baklanov, Mikhail R.
    de Marneffe, Jean-Francois
    Shamiryan, Denis
    Urbanowicz, Adam M.
    Shi, Hualiang
    Rakhimova, Tatyana V.
    Huang, Huai
    Ho, Paul S.
    JOURNAL OF APPLIED PHYSICS, 2013, 113 (04)
  • [46] PECVD Low-k SIOC (k=2.8) as a cap layer for 200nm pitch Cu interconnect using porous Low-k dielectrics (k=2.3)
    Lee, SG
    Yoshie, T
    Sudo, Y
    Soda, E
    Yoneda, K
    Yoon, BU
    Kobayashi, H
    Kageyama, S
    Misawa, K
    Kondo, S
    Nasuno, T
    Matsubara, Y
    Ohashi, N
    Kobayashi, N
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 63 - 65
  • [47] The case for nonporous low-k dielectrics
    Rantala, JT
    McLaughlin, W
    Reid, JS
    Beery, D
    Hacker, NP
    SOLID STATE TECHNOLOGY, 2003, 46 (12) : 34 - +
  • [48] Plasma etching of low-k dielectrics
    Thomas, Dave
    Powell, Kevin
    Song, Yiping
    Tossell, David
    European Semiconductor Design Production Assembly, 2000, 22 (05): : 30 - 31
  • [49] Predicting the market in low-k dielectrics
    Corbett, M
    Davis, JC
    SOLID STATE TECHNOLOGY, 2000, 43 (04) : 38 - +
  • [50] Designing porous low-k dielectrics
    Golden, Josh H.
    Hawker, Craig J.
    Ho, Paul S.
    Semiconductor International, 2001, 24 (05) : 79 - 88