Calculation of effective dielectric constants for advanced interconnect structures with low-k dielectrics

被引:13
|
作者
Rhee, SH
Radwin, MD
Ng, MF
Martin, JI
Erb, D
机构
[1] Adv Micro Devices Inc, AMD IBM Sony Toshiba Alliance, Technol Dev Grp, Hopewell Jct, NY 12533 USA
[2] Adv Micro Devices Inc, Technol Dev Grp, Sunnyvale, CA 94088 USA
关键词
Interconnect structures;
D O I
10.1063/1.1614438
中图分类号
O59 [应用物理学];
学科分类号
摘要
Effective dielectric constants of advanced interconnects with low-k and ultra-low-k dielectrics were evaluated by two-dimensional capacitance analysis. The analysis was performed for interconnect design rules proposed for 65 nm node high-performance integration. Interconnects with various pitches and integration schemes were examined, and the effects of supporting dielectric layers including cap layer, chemical mechanical polishing stop layer, and etch stop layer were evaluated. The results indicated that the use of the supporting layers greatly affects the effective dielectric constant of interconnect structures. The impacts of the supporting dielectric layers on the effective dielectric constant were evaluated quantitatively, and the implications on back-end-of-line integration schemes were discussed. (C) 2003 American Institute of Physics.
引用
收藏
页码:2644 / 2646
页数:3
相关论文
共 50 条
  • [31] Copper interconnect low-k dielectric post-CMOS micromachining
    Zhu, X
    Santhanam, S
    Lakdawala, H
    Luo, H
    Fedder, GK
    TRANSDUCERS '01: EUROSENSORS XV, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2001, : 1548 - 1551
  • [32] An alternative model for interconnect low-k dielectric lifetime dependence on voltage
    Haase, Gaddi S.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 556 - +
  • [33] Reliability Characteristics of Thin Porous Low-K Silica-Based Interconnect Dielectrics
    Barbarin, Y.
    Croes, K.
    Roussel, P. J.
    Li, Y.
    Verdonck, P.
    Baklanov, M.
    Tokei, Zs.
    Zhao, L.
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [34] PEDL (polymer encapsulated dicing line) technology for copper/low-k dielectrics interconnect
    Yoon, SW
    Wirtasa, D
    Lim, S
    Ganesh, V
    Viswanath, A
    Kripesh, V
    Iyer, MK
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 711 - 715
  • [35] Characterization of thermal stresses of Cu/low-k submicron interconnect structures
    Rhee, SH
    Du, Y
    Ho, PS
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 89 - 91
  • [36] Interlevel dielectric failures in copper/low-k structures
    Alers, GB
    Jow, K
    Shaviv, R
    Kooi, G
    Ray, GW
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (02) : 148 - 152
  • [37] Low-k interconnect Discussion Session
    King, Sean
    2014 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IIRW), 2014, : 166 - 166
  • [38] Etch challenges of low-k dielectrics
    Morey, I
    Asthana, A
    SOLID STATE TECHNOLOGY, 1999, 42 (06) : 71 - +
  • [39] The market for low-k interlayer dielectrics
    Chiang, SK
    Lassen, CL
    SOLID STATE TECHNOLOGY, 1999, 42 (10) : 42 - +
  • [40] CMP processing with low-k dielectrics
    Fury, MA
    SOLID STATE TECHNOLOGY, 1999, 42 (07) : 87 - +