Calculation of effective dielectric constants for advanced interconnect structures with low-k dielectrics

被引:13
|
作者
Rhee, SH
Radwin, MD
Ng, MF
Martin, JI
Erb, D
机构
[1] Adv Micro Devices Inc, AMD IBM Sony Toshiba Alliance, Technol Dev Grp, Hopewell Jct, NY 12533 USA
[2] Adv Micro Devices Inc, Technol Dev Grp, Sunnyvale, CA 94088 USA
关键词
Interconnect structures;
D O I
10.1063/1.1614438
中图分类号
O59 [应用物理学];
学科分类号
摘要
Effective dielectric constants of advanced interconnects with low-k and ultra-low-k dielectrics were evaluated by two-dimensional capacitance analysis. The analysis was performed for interconnect design rules proposed for 65 nm node high-performance integration. Interconnects with various pitches and integration schemes were examined, and the effects of supporting dielectric layers including cap layer, chemical mechanical polishing stop layer, and etch stop layer were evaluated. The results indicated that the use of the supporting layers greatly affects the effective dielectric constant of interconnect structures. The impacts of the supporting dielectric layers on the effective dielectric constant were evaluated quantitatively, and the implications on back-end-of-line integration schemes were discussed. (C) 2003 American Institute of Physics.
引用
收藏
页码:2644 / 2646
页数:3
相关论文
共 50 条
  • [21] Cu/ultra low-k interconnect with all-spin-on-dielectrics process
    Arase, SY
    Maeda, N
    Kawakami, H
    Ichiki, N
    Sumiya, K
    Takimoto, Y
    Homma, Y
    Saito, H
    Tada, M
    Shirato, K
    Kokubo, T
    Advanced Metallization Conference 2005 (AMC 2005), 2006, : 109 - 113
  • [22] Present status and future trend of low-k dielectrics/interconnect technology for ULSI
    Kikkawa, T
    2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 154 - 157
  • [23] A model for electric degradation of interconnect low-k dielectrics in microelectronic integrated circuits
    Haase, Gaddi S.
    JOURNAL OF APPLIED PHYSICS, 2009, 105 (04)
  • [24] Novel Materials as Inter layer low-k Dielectrics for CMOS Interconnect Applications
    Naik, Tejas R.
    Naik, Veena R.
    Sarwade, Nisha P.
    MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 5380 - +
  • [25] Interfacial Fracture Analysis of CMOS Cu/Low-k BEOL Interconnect in Advanced Packaging Structures
    Lee, Chang-Chun
    Chiu, Chien-Chia
    Hsia, Chin-Chiu
    Chiang, Kuo-Ning
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (01): : 53 - 61
  • [26] Line edge roughness of metal lines and time-dependent dielectric breakdown characteristics of low-k interconnect dielectrics
    Kim, Andrew T.
    Jeong, Tae-Young
    Lee, Miji
    Moon, YoungJoon
    Lee, SeYoung
    Lee, BoungJu
    Jeon, Hyungoo
    PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 155 - 157
  • [27] Nonporous low-k dielectrics
    Kumar, D
    SOLID STATE TECHNOLOGY, 2004, 47 (03) : 26 - 26
  • [28] Time Dependent Dielectric Breakdown at Ultra Low Frequencies in Low-K Dielectrics
    Thomas, Austin M.
    Passage, J. M.
    Lloyd, J. R.
    2017 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2017, : 82 - 85
  • [29] Effects of dielectric liners on TDDB lifetime of a Cu/Low-k interconnect
    Tsui, TY
    Matz, P
    Willecke, R
    Zielinski, E
    Kim, T
    Haase, G
    McPherson, J
    Singh, A
    McKerrow, AJ
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 78 - 80
  • [30] Thermomechanical stress analysis of Cu/low-k dielectric interconnect schemes
    Mathewson, A
    De Oca, CGM
    Foley, S
    MICROELECTRONICS RELIABILITY, 2001, 41 (9-10) : 1637 - 1641