CODESSEAL: Compiler/FPGA approach to secure applications

被引:0
|
作者
Gelbart, O [1 ]
Ott, P
Narahari, B
Simha, R
Choudhary, A
Zambreno, J
机构
[1] George Washington Univ, Washington, DC 20052 USA
[2] Northwestern Univ, Evanston, IL 60208 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The science of security informatics has become a rapidly growing field involving different branches of computer science and information technologies. Software protection, particularly for security applications, has become an important area in computer security. This paper proposes a joint compiler/hardware infrastructure - CODESSEAL - for software protection for fully encrypted execution in which both program and data are in encrypted form in memory. The processor is supplemented with an FPGA-based secure hardware component that is capable of fast encryption and decryption, and performs code integrity verification, authentication, and provides protection of the execution control flow. This paper outlines the CODESSEAL approach, the architecture, and presents preliminary performance results.
引用
收藏
页码:530 / 535
页数:6
相关论文
共 50 条
  • [31] High-speed FPGA implementation of secure hash algorithm for IPSec and VPN applications
    Kakarountas, Athanasios P.
    Michail, Haralambos
    Milidonis, Athanasios
    Goutis, Costas E.
    Theodoridis, George
    JOURNAL OF SUPERCOMPUTING, 2006, 37 (02): : 179 - 195
  • [32] Partial evaluation of computation process - an approach to a compiler-compiler
    Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo, 185, Japan
    High Order Symbol Comput, 4 (381-391):
  • [33] Fail-safe ANSI-C compiler: An approach to making C programs secure - Progress report
    Oiwa, Y
    Sekiguchi, T
    Sumii, E
    Yonezawa, A
    SOFTWARE SECURITY - THEORIES AND SYSTEMS, 2003, 2609 : 133 - 153
  • [34] A Reliable Approach to Secure IoT Systems Using Cryptosystems Based on SoC FPGA Platforms
    Tuan-Kiet Tran
    Tan-Phat Dang
    Trong-Tu Bui
    Huu-Thuan Huynh
    2021 INTERNATIONAL SYMPOSIUM ON ELECTRICAL AND ELECTRONICS ENGINEERING (ISEE 2021), 2021, : 53 - 58
  • [35] A Mixed-precision DNN Compiler for Robotic Computing on FPGA
    Li, Qiufeng
    Huang, Hantao
    Shen, Ao
    Li, Kai
    Huang, Sixiao
    Yu, Hao
    2023 3RD INTERNATIONAL CONFERENCE ON ROBOTICS, AUTOMATION AND ARTIFICIAL INTELLIGENCE, RAAI 2023, 2023, : 206 - 212
  • [36] A MULTIPARADIGM APPROACH TO COMPILER CONSTRUCTION
    JUSTICE, TP
    PANDEY, RK
    BUDD, TA
    SIGPLAN NOTICES, 1994, 29 (09): : 29 - 37
  • [37] Secure Compiler Framework to Design Fault Attack Resistant Software
    Keerthi, K.
    Rebeiro, Chester
    2023 53RD ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS - SUPPLEMENTAL VOLUME, DSN-S, 2023, : 206 - 208
  • [38] Using CSP to verify aspects of an occam-to-FPGA compiler
    Peel, RMA
    Wong, HF
    COMMUNICATING PROCESS ARCHITECTURES 2004, 2004, 62 : 339 - 352
  • [39] Speech Processing in FPGA with C-to-RTL Compiler Technology
    Hong, Tang Wei
    Yusoff, Mohd Amaluddin
    ICED: 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, VOLS 1 AND 2, 2008, : 238 - 243
  • [40] DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration
    Abdelfattah, Mohamed S.
    Han, David
    Bitar, Andrew
    DiCecco, Roberto
    O'Connell, Shane
    Shanker, Nitika
    Chu, Joseph
    Prins, Ian
    Fender, Joshua
    Ling, Andrew C.
    Chiu, Gordon R.
    2018 28TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2018, : 411 - 418