CODESSEAL: Compiler/FPGA approach to secure applications

被引:0
|
作者
Gelbart, O [1 ]
Ott, P
Narahari, B
Simha, R
Choudhary, A
Zambreno, J
机构
[1] George Washington Univ, Washington, DC 20052 USA
[2] Northwestern Univ, Evanston, IL 60208 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The science of security informatics has become a rapidly growing field involving different branches of computer science and information technologies. Software protection, particularly for security applications, has become an important area in computer security. This paper proposes a joint compiler/hardware infrastructure - CODESSEAL - for software protection for fully encrypted execution in which both program and data are in encrypted form in memory. The processor is supplemented with an FPGA-based secure hardware component that is capable of fast encryption and decryption, and performs code integrity verification, authentication, and provides protection of the execution control flow. This paper outlines the CODESSEAL approach, the architecture, and presents preliminary performance results.
引用
收藏
页码:530 / 535
页数:6
相关论文
共 50 条
  • [21] Automatic Compiler Based FPGA Accelerator for CNN Training
    Venkataramanaiah, Shreyas Kolala
    Ma, Yufei
    Yin, Shihui
    Nurvithadhi, Eriko
    Dasu, Aravind
    Cao, Yu
    Seo, Jae-sun
    2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2019, : 166 - 172
  • [22] Specifying Compiler Strategies for FPGA-based Systems
    Cardoso, Joao M. P.
    Teixeira, Joao
    Alves, Jose C.
    Nobre, Ricardo
    Diniz, Pedro C.
    Coutinho, Jose G. F.
    Luk, Wayne
    2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, : 192 - 199
  • [23] Processor, Assembler, and Compiler Design Education using an FPGA
    Nakano, Koji
    Ito, Yasuaki
    PROCEEDINGS OF THE 2008 14TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, 2008, : 723 - 728
  • [24] Dynamic Approach to Secure Smart City Applications (DCESA)
    Salah, Mohammed Said
    Maizate, Abderrahim
    Ouzzif, Mohamed
    Toumi, Mohamed
    2018 RENEWABLE ENERGIES, POWER SYSTEMS & GREEN INCLUSIVE ECONOMY (REPS-GIE), 2018,
  • [25] Secure multicarrier modem on FPGA
    Marinova, Galia
    Guliashki, Vassil
    LeRuyet, Didier
    Bellanger, Maurice
    WORLD CONGRESS ON ENGINEERING 2007, VOLS 1 AND 2, 2007, : 563 - +
  • [26] A compiler for MSVL and its applications
    Yang, Kai
    Duan, Zhenhua
    Tian, Cong
    Zhang, Nan
    THEORETICAL COMPUTER SCIENCE, 2018, 749 : 2 - 16
  • [27] SECURE FPGA TECHNOLOGIES AND TECHNIQUES
    Braeken, An
    Kubera, Serge
    Trouillez, Frederik
    Touhafi, Abdellah
    Mentens, Nele
    Vliegen, Jo
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 560 - +
  • [28] Trace-Relating Compiler Correctness and Secure Compilation
    Abate, Carmine
    Blanco, Roberto
    Ciobaca, Stefan
    Durier, Adrien
    Garg, Deepak
    Hritcu, Catalin
    Patrignani, Marco
    Tanter, Eric
    Thibault, Jeremy
    PROGRAMMING LANGUAGES AND SYSTEMS ( ESOP 2020): 29TH EUROPEAN SYMPOSIUM ON PROGRAMMING, 2020, 12075 : 1 - 28
  • [29] Opening Pandora's Box: Implication of RLUT on Secure FPGA Applications and IP Security
    Roy, Debapriya Basu
    Bhasin, Shivam
    Nikolic, Ivica
    Mukhopadhyay, Debdeep
    2017 IEEE 2ND INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW), 2017, : 134 - 139
  • [30] High-Speed FPGA Implementation of Secure Hash Algorithm for IPSec and VPN Applications
    Athanasios P. Kakarountas
    Haralambos Michail
    Athanasios Milidonis
    Costas E. Goutis
    George Theodoridis
    The Journal of Supercomputing, 2006, 37 : 179 - 195