Speech Processing in FPGA with C-to-RTL Compiler Technology

被引:0
|
作者
Hong, Tang Wei [1 ]
Yusoff, Mohd Amaluddin [1 ]
机构
[1] Curtin Univ Technol, Dept Elect & Comp Engn, Sarawak, Malaysia
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In most cases, speech processing algorithms are developed on off-the-shelf microprocessor or DSPs. Recently, the modern FPGA offers virtually unlimited computational resources that can be executed in parallel. Hence, FPGA outperform the DSP in terms of throughput and costs. The design process of FPGA is always considered time consuming and tedious progression. This paper is aimed to explore the technology that shorten the gap between embedded software and hardware, in particular, speech processing in FPGA with C-to-RTL Compiler. Furthermore, The migration and the co-design between software and hardware are also discussed.
引用
收藏
页码:238 / 243
页数:6
相关论文
共 50 条
  • [1] ALAMO: FPGA acceleration of deep learning algorithms with a modularized RTL compiler
    Ma, Yufei
    Suda, Naveen
    Cao, Yu
    Vrudhula, Sarma
    Seo, Jae-sun
    INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 14 - 23
  • [2] A C-to-RTL flow as an energy efficient alternative to embedded processors in digital systems
    Sahasrabuddhe, Sameer D.
    Subramanian, Sreenivas
    Ghosh, Kunal P.
    Arya, Kavi
    Desai, Madhav P.
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 147 - 154
  • [3] Utilizing Voltage-Frequency Islands in C-to-RTL Synthesis for Streaming Applications
    He, Xinyu
    Li, Shuangchen
    Liu, Yongpan
    Hu, X. Sharon
    Yang, Huazhong
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 992 - 995
  • [4] MIRROR: MaxImizing the Re-usability of RTL thrOugh RTL to C CompileR
    Rashid, Md Imtiaz
    Schafer, Benjamin Carrion
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [5] C++ TO FPGA COMPILER
    ISELI, C
    IEEE CIRCUITS AND DEVICES MAGAZINE, 1995, 11 (04): : 7 - 7
  • [6] Optimal Partition with Block-Level Parallelization in C-to-RTL Synthesis for Streaming Applications
    Li, Shuangchen
    Liu, Yongpan
    Hu, X. Sharon
    He, Xinyu
    Zhang, Yining
    Zhang, Pei
    Yang, Huazhong
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 225 - 230
  • [7] CVC: THE C TO RTL COMPILER FOR CALLBACK-BASED VERIFICATION MODEL
    Ito, Yasuhiro
    Sugawara, Yutaka
    Inaba, Mary
    Hiraki, Kei
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 498 - +
  • [8] Technology mapping of FPGA on-chip-RAM in RTL synthesis
    Li Y.
    Zhang D.-X.
    Yu F.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2016, 44 (11): : 2660 - 2667
  • [9] LLVM-C2RTL: C/C++ Based System Level RTL Design Framework Using LLVM Compiler Infrastructure
    Sadasue T.
    Isshiki T.
    IPSJ Transactions on System LSI Design Methodology, 2023, 16 : 12 - 26
  • [10] An Automatic RTL Compiler for High-Throughput FPGA Implementation of Diverse Deep Convolutional Neural Networks
    Ma, Yufei
    Cao, Yu
    Vrudhula, Sarma
    Seo, Jae-sun
    2017 27TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2017,